{"id":"https://openalex.org/W2137345840","doi":"https://doi.org/10.1145/2206781.2206826","title":"TSUNAMI","display_name":"TSUNAMI","publication_year":2012,"publication_date":"2012-05-03","ids":{"openalex":"https://openalex.org/W2137345840","doi":"https://doi.org/10.1145/2206781.2206826","mag":"2137345840"},"language":"en","primary_location":{"id":"doi:10.1145/2206781.2206826","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2206781.2206826","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the great lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000445977","display_name":"Shuo Wang","orcid":"https://orcid.org/0000-0001-7827-187X"},"institutions":[{"id":"https://openalex.org/I140172145","display_name":"University of Connecticut","ror":"https://ror.org/02der9h97","country_code":"US","type":"education","lineage":["https://openalex.org/I140172145"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Shuo Wang","raw_affiliation_strings":["University of Connecticut, Storrs, CT, USA","University of Connecticut, Storrs, CT USA#TAB#"],"affiliations":[{"raw_affiliation_string":"University of Connecticut, Storrs, CT, USA","institution_ids":["https://openalex.org/I140172145"]},{"raw_affiliation_string":"University of Connecticut, Storrs, CT USA#TAB#","institution_ids":["https://openalex.org/I140172145"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113697198","display_name":"Mohammad Tehranipoor","orcid":null},"institutions":[{"id":"https://openalex.org/I140172145","display_name":"University of Connecticut","ror":"https://ror.org/02der9h97","country_code":"US","type":"education","lineage":["https://openalex.org/I140172145"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mohammad Tehranipoor","raw_affiliation_strings":["University of Connecticut, Storrs, CT, USA","University of Connecticut, Storrs, CT USA#TAB#"],"affiliations":[{"raw_affiliation_string":"University of Connecticut, Storrs, CT, USA","institution_ids":["https://openalex.org/I140172145"]},{"raw_affiliation_string":"University of Connecticut, Storrs, CT USA#TAB#","institution_ids":["https://openalex.org/I140172145"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5000445977"],"corresponding_institution_ids":["https://openalex.org/I140172145"],"apc_list":null,"apc_paid":null,"fwci":0.8702,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.74948473,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"183","last_page":"188"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6787155270576477},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.5942019820213318},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5498261451721191},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5029374957084656},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.49799680709838867},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4549323320388794},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.44581225514411926},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4369460344314575},{"id":"https://openalex.org/keywords/power-network-design","display_name":"Power network design","score":0.4281888008117676},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2515648901462555},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2262539565563202},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12268954515457153},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.07921695709228516}],"concepts":[{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6787155270576477},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.5942019820213318},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5498261451721191},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5029374957084656},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.49799680709838867},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4549323320388794},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.44581225514411926},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4369460344314575},{"id":"https://openalex.org/C164565468","wikidata":"https://www.wikidata.org/wiki/Q7236535","display_name":"Power network design","level":3,"score":0.4281888008117676},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2515648901462555},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2262539565563202},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12268954515457153},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.07921695709228516},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2206781.2206826","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2206781.2206826","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the great lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1568407911","https://openalex.org/W1976944456","https://openalex.org/W1979194489","https://openalex.org/W2009366288","https://openalex.org/W2054718237","https://openalex.org/W2096486545","https://openalex.org/W2107766185","https://openalex.org/W2111212652","https://openalex.org/W2111944961","https://openalex.org/W2122488218","https://openalex.org/W2133761364","https://openalex.org/W2139642492","https://openalex.org/W2141794842","https://openalex.org/W2143192260","https://openalex.org/W2153171864","https://openalex.org/W2160055399","https://openalex.org/W2161338410","https://openalex.org/W6633837382"],"related_works":["https://openalex.org/W2378757965","https://openalex.org/W4224903346","https://openalex.org/W1593262897","https://openalex.org/W2372869593","https://openalex.org/W2014966316","https://openalex.org/W3215142653","https://openalex.org/W1487051936","https://openalex.org/W2065289416","https://openalex.org/W2042127708","https://openalex.org/W2160387813"],"abstract_inverted_index":{"Noise":[0],"such":[1],"as":[2],"voltage":[3],"drop":[4],"and":[5,15,41,54],"temperature":[6],"in":[7,19,76],"integrated":[8],"circuits":[9],"can":[10],"cause":[11],"significant":[12],"performance":[13],"variation":[14],"even":[16,68],"functional":[17,40],"failure":[18],"lower":[20],"technology":[21],"nodes.":[22],"In":[23],"this":[24],"paper,":[25],"we":[26],"propose":[27],"a":[28],"light-weight":[29],"on-chip":[30,46],"sensor":[31],"that":[32,60],"measures":[33],"timing":[34],"uncertainty":[35],"induced":[36],"by":[37],"noise":[38,67],"during":[39],"test":[42,55],"operations.":[43],"The":[44,71],"proposed":[45],"structure":[47,72],"facilitates":[48],"speed":[49],"characterization":[50],"under":[51,69],"various":[52],"workloads":[53],"conditions.":[56],"Simulation":[57],"results":[58],"show":[59],"it":[61],"offers":[62],"very":[63],"high":[64],"sensitivity":[65],"to":[66],"variations.":[70],"requires":[73],"negligible":[74],"area":[75],"the":[77],"chip.":[78]},"counts_by_year":[{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}