{"id":"https://openalex.org/W2119160089","doi":"https://doi.org/10.1145/2206781.2206812","title":"Synchronization scheme for brick-based rotary oscillator arrays","display_name":"Synchronization scheme for brick-based rotary oscillator arrays","publication_year":2012,"publication_date":"2012-05-03","ids":{"openalex":"https://openalex.org/W2119160089","doi":"https://doi.org/10.1145/2206781.2206812","mag":"2119160089"},"language":"en","primary_location":{"id":"doi:10.1145/2206781.2206812","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2206781.2206812","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the great lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102374018","display_name":"Ying Teng","orcid":null},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ying Teng","raw_affiliation_strings":["Drexel University, Philadelphia, PA, USA","Drexel University, Philadelphia, PA, USA;"],"affiliations":[{"raw_affiliation_string":"Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]},{"raw_affiliation_string":"Drexel University, Philadelphia, PA, USA;","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081080799","display_name":"Bar\u0131\u015f Ta\u015fk\u0131n","orcid":"https://orcid.org/0000-0002-7631-5696"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Baris Taskin","raw_affiliation_strings":["Drexel University, Philadelphia, PA, USA","Drexel University, Philadelphia, PA, USA;"],"affiliations":[{"raw_affiliation_string":"Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]},{"raw_affiliation_string":"Drexel University, Philadelphia, PA, USA;","institution_ids":["https://openalex.org/I72816309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5102374018"],"corresponding_institution_ids":["https://openalex.org/I72816309"],"apc_list":null,"apc_paid":null,"fwci":1.2275,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.82095811,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"117","last_page":"122"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9884999990463257,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.8826725482940674},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7109635472297668},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.710727334022522},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5529711246490479},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.5075589418411255},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4837770164012909},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.39381274580955505},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.383650541305542},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23934638500213623},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2074553370475769},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12478131055831909}],"concepts":[{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.8826725482940674},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7109635472297668},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.710727334022522},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5529711246490479},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.5075589418411255},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4837770164012909},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.39381274580955505},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.383650541305542},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23934638500213623},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2074553370475769},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12478131055831909},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2206781.2206812","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2206781.2206812","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the great lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1505272351","https://openalex.org/W1987467556","https://openalex.org/W2019477788","https://openalex.org/W2023981464","https://openalex.org/W2103943364","https://openalex.org/W2122724421","https://openalex.org/W2123427592","https://openalex.org/W2128060653","https://openalex.org/W2138204312","https://openalex.org/W2148609278","https://openalex.org/W2157488385","https://openalex.org/W2162991614","https://openalex.org/W2166694777","https://openalex.org/W2788078241","https://openalex.org/W4237096326"],"related_works":["https://openalex.org/W2187730212","https://openalex.org/W4312714696","https://openalex.org/W1986532039","https://openalex.org/W2540672406","https://openalex.org/W2587929255","https://openalex.org/W2130974576","https://openalex.org/W2364948717","https://openalex.org/W3183483298","https://openalex.org/W2356054222","https://openalex.org/W2936090873"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,28,96],"brick-based":[4],"rotary":[5,17],"oscillator":[6],"array":[7],"(ROA)":[8],"synchronization":[9,32,40,66,70],"scheme":[10,33,71],"is":[11,72],"proposed,":[12],"which":[13],"directs":[14],"all":[15],"the":[16,23,35,38,44,55,61,64,69],"traveling":[18],"wave":[19],"oscillators":[20],"(RTWOs)":[21],"in":[22,27,89],"ROA":[24,39,65],"to":[25,49,74,91],"rotate":[26],"pre-determined":[29],"direction.":[30],"This":[31],"increases":[34],"speed":[36],"of":[37,63],"process":[41],"by":[42],"eliminating":[43],"repetitive":[45],"start-up":[46],"trials":[47],"due":[48],"start-ups":[50],"from":[51],"incorrect":[52],"points":[53],"on":[54],"oscillatory":[56],"array.":[57],"Simulation":[58],"results":[59],"confirm":[60],"effectiveness":[62],"scheme.":[67],"Furthermore,":[68],"applied":[73],"an":[75,84],"ROA-based":[76],"clock":[77,87],"generation":[78],"and":[79],"distribution":[80],"network":[81],"designed":[82],"for":[83],"ISPD":[85],"10":[86],"benchmark":[88],"order":[90],"demonstrate":[92],"its":[93],"application":[94],"at":[95],"larger":[97],"scale.":[98]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}