{"id":"https://openalex.org/W2116051244","doi":"https://doi.org/10.1145/2206781.2206809","title":"Reliable logic mapping on Nano-PLA architectures","display_name":"Reliable logic mapping on Nano-PLA architectures","publication_year":2012,"publication_date":"2012-05-03","ids":{"openalex":"https://openalex.org/W2116051244","doi":"https://doi.org/10.1145/2206781.2206809","mag":"2116051244"},"language":"en","primary_location":{"id":"doi:10.1145/2206781.2206809","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2206781.2206809","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the great lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101917166","display_name":"Masoud Zamani","orcid":"https://orcid.org/0000-0002-5832-736X"},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Masoud Zamani","raw_affiliation_strings":["Northeastern University, Boston, MA, USA"],"affiliations":[{"raw_affiliation_string":"Northeastern University, Boston, MA, USA","institution_ids":["https://openalex.org/I12912129"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064445713","display_name":"Mehdi B. Tahoori","orcid":"https://orcid.org/0000-0002-8829-5610"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Mehdi B. Tahoori","raw_affiliation_strings":["Karlsruhe Institute of Technology, Karlsruhe, Germany","Karlsruhe Institute of Technology, Karlsruhe,#N#Germany"],"affiliations":[{"raw_affiliation_string":"Karlsruhe Institute of Technology, Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]},{"raw_affiliation_string":"Karlsruhe Institute of Technology, Karlsruhe,#N#Germany","institution_ids":["https://openalex.org/I102335020"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5101917166"],"corresponding_institution_ids":["https://openalex.org/I12912129"],"apc_list":null,"apc_paid":null,"fwci":0.7365,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.75486892,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"107","last_page":"110"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.647158682346344},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6261272430419922},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6080471277236938},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5830320119857788},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5384691953659058},{"id":"https://openalex.org/keywords/nano","display_name":"Nano-","score":0.5365419983863831},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5055365562438965},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4763874411582947},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.46854862570762634},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.46705830097198486},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.46694743633270264},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.4667508900165558},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.43903955817222595},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4199313521385193},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.41679733991622925},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2962578535079956},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2711127996444702},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2144414782524109},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10176974534988403}],"concepts":[{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.647158682346344},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6261272430419922},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6080471277236938},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5830320119857788},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5384691953659058},{"id":"https://openalex.org/C2780357685","wikidata":"https://www.wikidata.org/wiki/Q154357","display_name":"Nano-","level":2,"score":0.5365419983863831},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5055365562438965},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4763874411582947},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.46854862570762634},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.46705830097198486},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.46694743633270264},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.4667508900165558},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.43903955817222595},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4199313521385193},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.41679733991622925},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2962578535079956},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2711127996444702},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2144414782524109},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10176974534988403},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C42360764","wikidata":"https://www.wikidata.org/wiki/Q83588","display_name":"Chemical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2206781.2206809","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2206781.2206809","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the great lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.44999998807907104}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1966570140","https://openalex.org/W1984938246","https://openalex.org/W1997313523","https://openalex.org/W2001992992","https://openalex.org/W2089955518","https://openalex.org/W2105512300","https://openalex.org/W2135313644","https://openalex.org/W2135459326","https://openalex.org/W2147004330","https://openalex.org/W3149836222","https://openalex.org/W4244746417"],"related_works":["https://openalex.org/W3105918491","https://openalex.org/W2151236218","https://openalex.org/W2102777336","https://openalex.org/W4234601000","https://openalex.org/W2490069675","https://openalex.org/W2197466303","https://openalex.org/W2139569078","https://openalex.org/W1522436970","https://openalex.org/W2994343469","https://openalex.org/W1510109757"],"abstract_inverted_index":{"Programmable":[0],"nano-architectures":[1],"fabricated":[2],"using":[3],"bottom":[4],"up":[5],"self":[6],"assembly":[7],"are":[8,22],"promising":[9],"alternatives":[10],"to":[11],"CMOS":[12],"circuits.":[13],"However,":[14],"extreme":[15],"process":[16],"variation":[17,33],"and":[18,34,51],"high":[19],"defect":[20,35],"rate":[21],"major":[23],"challenges":[24],"in":[25],"this":[26,29],"nanotechnology.":[27],"In":[28],"paper,":[30],"we":[31],"present":[32],"aware":[36],"logic":[37,49],"mapping":[38,53],"algorithms":[39,54],"for":[40],"these":[41],"nano-architectures.":[42],"Simulation":[43],"results":[44],"show":[45],"that":[46],"the":[47,52],"proposed":[48],"transformations":[50],"based":[55],"on":[56],"them":[57],"can":[58],"improve":[59],"manufacturing":[60],"yield":[61],"by":[62],"65%":[63],"with":[64],"only":[65],"12.5%":[66],"area":[67],"overhead.":[68]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}