{"id":"https://openalex.org/W2141934212","doi":"https://doi.org/10.1145/2206781.2206806","title":"A zero-overhead IC identification technique using clock sweeping and path delay analysis","display_name":"A zero-overhead IC identification technique using clock sweeping and path delay analysis","publication_year":2012,"publication_date":"2012-05-03","ids":{"openalex":"https://openalex.org/W2141934212","doi":"https://doi.org/10.1145/2206781.2206806","mag":"2141934212"},"language":"en","primary_location":{"id":"doi:10.1145/2206781.2206806","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2206781.2206806","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the great lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051182674","display_name":"Nicholas Tuzzio","orcid":null},"institutions":[{"id":"https://openalex.org/I140172145","display_name":"University of Connecticut","ror":"https://ror.org/02der9h97","country_code":"US","type":"education","lineage":["https://openalex.org/I140172145"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Nicholas Tuzzio","raw_affiliation_strings":["University of Connecticut, Storrs, CT, USA","University of Connecticut, Storrs, CT USA#TAB#"],"affiliations":[{"raw_affiliation_string":"University of Connecticut, Storrs, CT, USA","institution_ids":["https://openalex.org/I140172145"]},{"raw_affiliation_string":"University of Connecticut, Storrs, CT USA#TAB#","institution_ids":["https://openalex.org/I140172145"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101154831","display_name":"Kan Xiao","orcid":null},"institutions":[{"id":"https://openalex.org/I140172145","display_name":"University of Connecticut","ror":"https://ror.org/02der9h97","country_code":"US","type":"education","lineage":["https://openalex.org/I140172145"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kan Xiao","raw_affiliation_strings":["University of Connecticut, Storrs, CT, USA","University of Connecticut, Storrs, CT USA#TAB#"],"affiliations":[{"raw_affiliation_string":"University of Connecticut, Storrs, CT, USA","institution_ids":["https://openalex.org/I140172145"]},{"raw_affiliation_string":"University of Connecticut, Storrs, CT USA#TAB#","institution_ids":["https://openalex.org/I140172145"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100632100","display_name":"Xuehui Zhang","orcid":"https://orcid.org/0000-0001-5348-4959"},"institutions":[{"id":"https://openalex.org/I140172145","display_name":"University of Connecticut","ror":"https://ror.org/02der9h97","country_code":"US","type":"education","lineage":["https://openalex.org/I140172145"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xuehui Zhang","raw_affiliation_strings":["University of Connecticut, Storrs, CT, USA","University of Connecticut, Storrs, CT USA#TAB#"],"affiliations":[{"raw_affiliation_string":"University of Connecticut, Storrs, CT, USA","institution_ids":["https://openalex.org/I140172145"]},{"raw_affiliation_string":"University of Connecticut, Storrs, CT USA#TAB#","institution_ids":["https://openalex.org/I140172145"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113697198","display_name":"Mohammad Tehranipoor","orcid":null},"institutions":[{"id":"https://openalex.org/I140172145","display_name":"University of Connecticut","ror":"https://ror.org/02der9h97","country_code":"US","type":"education","lineage":["https://openalex.org/I140172145"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mohammad Tehranipoor","raw_affiliation_strings":["University of Connecticut, Storrs, CT, USA","University of Connecticut, Storrs, CT USA#TAB#"],"affiliations":[{"raw_affiliation_string":"University of Connecticut, Storrs, CT, USA","institution_ids":["https://openalex.org/I140172145"]},{"raw_affiliation_string":"University of Connecticut, Storrs, CT USA#TAB#","institution_ids":["https://openalex.org/I140172145"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5051182674"],"corresponding_institution_ids":["https://openalex.org/I140172145"],"apc_list":null,"apc_paid":null,"fwci":1.4638,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.82823806,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"95","last_page":"98"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9919999837875366,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6833831667900085},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.6242120862007141},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6235785484313965},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.5762574076652527},{"id":"https://openalex.org/keywords/identification","display_name":"Identification (biology)","score":0.542884349822998},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5426052808761597},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5420071482658386},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5220584869384766},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43519020080566406},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42192769050598145},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3876713216304779},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.37398412823677063},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2730088233947754},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.10710147023200989}],"concepts":[{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6833831667900085},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.6242120862007141},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6235785484313965},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.5762574076652527},{"id":"https://openalex.org/C116834253","wikidata":"https://www.wikidata.org/wiki/Q2039217","display_name":"Identification (biology)","level":2,"score":0.542884349822998},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5426052808761597},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5420071482658386},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5220584869384766},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43519020080566406},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42192769050598145},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3876713216304779},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.37398412823677063},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2730088233947754},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.10710147023200989},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C59822182","wikidata":"https://www.wikidata.org/wiki/Q441","display_name":"Botany","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2206781.2206806","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2206781.2206806","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the great lakes symposium on VLSI","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.1019.9668","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.1019.9668","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.engr.uconn.edu/%7Etehrani/publications/glsvlsi-2012-1.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.6499999761581421,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320306078","display_name":"U.S. Department of Defense","ror":"https://ror.org/0447fe631"},{"id":"https://openalex.org/F4320338281","display_name":"Army Research Office","ror":"https://ror.org/05epdh915"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1515671919","https://openalex.org/W1605172130","https://openalex.org/W1873051128","https://openalex.org/W2000171858","https://openalex.org/W2032037661","https://openalex.org/W2106409910","https://openalex.org/W2116374153","https://openalex.org/W2125119421","https://openalex.org/W2130351941","https://openalex.org/W2188838890","https://openalex.org/W2293877751"],"related_works":["https://openalex.org/W3011443213","https://openalex.org/W2111241003","https://openalex.org/W298517545","https://openalex.org/W4312291060","https://openalex.org/W2355315220","https://openalex.org/W127342102","https://openalex.org/W2365007040","https://openalex.org/W1970519101","https://openalex.org/W2045633099","https://openalex.org/W1910575119"],"abstract_inverted_index":{"The":[0],"counterfeiting":[1],"of":[2,25,38,61,78,95],"integrated":[3],"circuits":[4],"(ICs)":[5],"has":[6],"become":[7],"a":[8,30,44],"major":[9,31],"issue":[10],"for":[11,47,66],"the":[12,22,34,72,79,93],"electronics":[13],"industry.":[14],"Counterfeit":[15],"ICs":[16,50],"that":[17],"find":[18],"their":[19],"way":[20],"into":[21],"supply":[23],"chains":[24],"critical":[26],"applications":[27],"can":[28],"have":[29],"impact":[32],"on":[33],"security":[35],"and":[36,86],"reliability":[37],"those":[39],"systems.":[40],"This":[41],"paper":[42],"presents":[43],"new":[45],"method":[46],"uniquely":[48],"identifying":[49],"through":[51],"path":[52,74],"delay":[53,75],"analysis.":[54],"There":[55],"is":[56],"no":[57],"overhead":[58],"in":[59],"terms":[60],"area,":[62],"timing,":[63],"or":[64],"power":[65],"this":[67],"method,":[68],"since":[69],"it":[70],"extracts":[71],"intrinsic":[73],"variation":[76],"information":[77],"IC.":[80],"Simulation":[81],"results":[82,88],"from":[83,89],"90nm":[84,90],"technology":[85],"experimental":[87],"FPGAs":[91],"demonstrate":[92],"effectiveness":[94],"our":[96],"technique.":[97]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}