{"id":"https://openalex.org/W2118617005","doi":"https://doi.org/10.1145/2206781.2206800","title":"On the automatic synthesis of parallel SW from RTL models of hardware IPs","display_name":"On the automatic synthesis of parallel SW from RTL models of hardware IPs","publication_year":2012,"publication_date":"2012-05-03","ids":{"openalex":"https://openalex.org/W2118617005","doi":"https://doi.org/10.1145/2206781.2206800","mag":"2118617005"},"language":"en","primary_location":{"id":"doi:10.1145/2206781.2206800","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2206781.2206800","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the great lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031653904","display_name":"Andrea Acquaviva","orcid":"https://orcid.org/0000-0002-7323-759X"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Andrea Acquaviva","raw_affiliation_strings":["Politecnico di Torino, Torino, Italy","Politecnico di Torino, Torino, Italy,"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy,","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088231786","display_name":"Nicola Bombieri","orcid":"https://orcid.org/0000-0003-3256-5885"},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Nicola Bombieri","raw_affiliation_strings":["Universit\u00e0 di Verona, Verona, Italy"],"affiliations":[{"raw_affiliation_string":"Universit\u00e0 di Verona, Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040302302","display_name":"Franco Fummi","orcid":"https://orcid.org/0000-0002-4404-5791"},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Franco Fummi","raw_affiliation_strings":["Universit\u00e0 di Verona, Verona, Italy"],"affiliations":[{"raw_affiliation_string":"Universit\u00e0 di Verona, Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070652829","display_name":"Sara Vinco","orcid":"https://orcid.org/0000-0001-9666-5194"},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Sara Vinco","raw_affiliation_strings":["Universit\u00e0 di Verona, Verona, Italy"],"affiliations":[{"raw_affiliation_string":"Universit\u00e0 di Verona, Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5031653904"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16297568,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"71","last_page":"74"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8340458869934082},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.7926158905029297},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6752114295959473},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.6709515452384949},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.6446601748466492},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6204298138618469},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.6098400354385376},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5726109743118286},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5637567639350891},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5428417325019836},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.5371181964874268},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5254660844802856},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5035812258720398},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4964151978492737},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4706774353981018},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4646209180355072},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.13098368048667908},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09450536966323853}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8340458869934082},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.7926158905029297},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6752114295959473},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.6709515452384949},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.6446601748466492},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6204298138618469},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.6098400354385376},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5726109743118286},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5637567639350891},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5428417325019836},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.5371181964874268},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5254660844802856},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5035812258720398},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4964151978492737},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4706774353981018},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4646209180355072},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.13098368048667908},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09450536966323853},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/2206781.2206800","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2206781.2206800","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the great lakes symposium on VLSI","raw_type":"proceedings-article"},{"id":"pmh:oai:cris.unibo.it:11585/746057","is_oa":false,"landing_page_url":"http://hdl.handle.net/11585/746057","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:porto.polito.it:2529503","is_oa":false,"landing_page_url":"http://porto.polito.it/2529503/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7699999809265137,"display_name":"Peace, Justice and strong institutions","id":"https://metadata.un.org/sdg/16"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1540531211","https://openalex.org/W2028177656","https://openalex.org/W2075051717","https://openalex.org/W2103686345","https://openalex.org/W2142897208","https://openalex.org/W2146897346","https://openalex.org/W2171318521"],"related_works":["https://openalex.org/W1973069902","https://openalex.org/W2269990635","https://openalex.org/W2002682434","https://openalex.org/W2169248084","https://openalex.org/W2124403023","https://openalex.org/W2016843712","https://openalex.org/W2133408453","https://openalex.org/W2051542972","https://openalex.org/W4285464654","https://openalex.org/W3013057549"],"abstract_inverted_index":{"Heterogeneous":[0],"multicore":[1],"system-on-chips":[2],"(MPSoCs)":[3],"provide":[4],"many":[5],"degrees":[6],"of":[7,24,48,66,84],"freedom":[8],"to":[9,31,56,69,107],"map":[10],"functionalities":[11],"on":[12],"either":[13],"SW":[14,28,86,111],"and":[15,37,68],"HW":[16,25],"components.":[17],"In":[18],"this":[19,58,101],"scenario,":[20],"enabling":[21],"the":[22,34,44,53,71,75],"remapping":[23],"IPs":[26,112],"as":[27],"routines":[29],"allows":[30],"fully":[32],"exploit":[33],"computation":[35],"power":[36],"flexibility":[38],"provided":[39],"by":[40,103],"heterogeneous":[41],"MPSoCs.":[42],"On":[43],"other":[45],"hand,":[46],"reuse":[47],"existent":[49,115],"IP":[50,117],"cores":[51],"is":[52,93],"key":[54],"strategy":[55],"explore":[57],"large":[59],"design":[60,77],"space":[61],"in":[62],"a":[63,105],"reasonable":[64],"amount":[65],"time":[67],"reduce":[70],"error":[72],"risk":[73],"during":[74],"MPSoC":[76],"flow.":[78],"A":[79],"methodology":[80,106],"for":[81],"automatic":[82],"generation":[83],"parallel":[85,110],"code":[87],"taking":[88],"into":[89],"account":[90],"these":[91],"aspects":[92],"currently":[94],"missing.":[95],"This":[96],"paper":[97],"aims":[98],"at":[99],"overcoming":[100],"limitation,":[102],"presenting":[104],"automatically":[108],"generate":[109],"starting":[113],"from":[114],"RTL":[116],"models.":[118]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}