{"id":"https://openalex.org/W2126922033","doi":"https://doi.org/10.1145/2206781.2206791","title":"NBTI mitigation in microprocessor designs","display_name":"NBTI mitigation in microprocessor designs","publication_year":2012,"publication_date":"2012-05-03","ids":{"openalex":"https://openalex.org/W2126922033","doi":"https://doi.org/10.1145/2206781.2206791","mag":"2126922033"},"language":"en","primary_location":{"id":"doi:10.1145/2206781.2206791","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2206781.2206791","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the great lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051439444","display_name":"Simone Corbetta","orcid":null},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Simone Corbetta","raw_affiliation_strings":["Politecnico di Milano, Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052803987","display_name":"William Fornaciari","orcid":"https://orcid.org/0000-0001-8294-730X"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"William Fornaciari","raw_affiliation_strings":["Politecnico di Milano, Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5051439444"],"corresponding_institution_ids":["https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":0.7365,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.75586602,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"33","last_page":"38"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/unavailability","display_name":"Unavailability","score":0.9033350348472595},{"id":"https://openalex.org/keywords/negative-bias-temperature-instability","display_name":"Negative-bias temperature instability","score":0.8075522184371948},{"id":"https://openalex.org/keywords/degradation","display_name":"Degradation (telecommunications)","score":0.7072542309761047},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.6941099166870117},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.6922751665115356},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5876244306564331},{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.5719048380851746},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.48389801383018494},{"id":"https://openalex.org/keywords/work","display_name":"Work (physics)","score":0.419198602437973},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22840800881385803},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21176284551620483},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.13924074172973633},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.1285521686077118},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12138092517852783},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.12034940719604492},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07380145788192749}],"concepts":[{"id":"https://openalex.org/C2780505938","wikidata":"https://www.wikidata.org/wiki/Q17093282","display_name":"Unavailability","level":2,"score":0.9033350348472595},{"id":"https://openalex.org/C557185","wikidata":"https://www.wikidata.org/wiki/Q6987194","display_name":"Negative-bias temperature instability","level":5,"score":0.8075522184371948},{"id":"https://openalex.org/C2779679103","wikidata":"https://www.wikidata.org/wiki/Q5251805","display_name":"Degradation (telecommunications)","level":2,"score":0.7072542309761047},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.6941099166870117},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.6922751665115356},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5876244306564331},{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.5719048380851746},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.48389801383018494},{"id":"https://openalex.org/C18762648","wikidata":"https://www.wikidata.org/wiki/Q42213","display_name":"Work (physics)","level":2,"score":0.419198602437973},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22840800881385803},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21176284551620483},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.13924074172973633},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.1285521686077118},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12138092517852783},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.12034940719604492},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07380145788192749},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2206781.2206791","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2206781.2206791","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the great lakes symposium on VLSI","raw_type":"proceedings-article"},{"id":"pmh:oai:re.public.polimi.it:11311/656744","is_oa":false,"landing_page_url":"http://dl.acm.org/citation.cfm?id=2206791","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1490174819","https://openalex.org/W1686420892","https://openalex.org/W1966284584","https://openalex.org/W1991891926","https://openalex.org/W2061694835","https://openalex.org/W2068870507","https://openalex.org/W2099451963","https://openalex.org/W2102729267","https://openalex.org/W2105561360","https://openalex.org/W2117440290","https://openalex.org/W2122757690","https://openalex.org/W2124563469","https://openalex.org/W2125169487","https://openalex.org/W2128690714","https://openalex.org/W2129267471","https://openalex.org/W2131095522","https://openalex.org/W2134067926","https://openalex.org/W2165071510","https://openalex.org/W2170927643"],"related_works":["https://openalex.org/W4237235066","https://openalex.org/W2026539069","https://openalex.org/W207884067","https://openalex.org/W3127016596","https://openalex.org/W2365973415","https://openalex.org/W1482423459","https://openalex.org/W2996457675","https://openalex.org/W3146085540","https://openalex.org/W2905252662","https://openalex.org/W2517623286"],"abstract_inverted_index":{"Negative-Bias":[0],"Temperature":[1],"Instability":[2],"seriously":[3],"affects":[4],"nanoscale":[5],"circuits":[6],"reliability":[7],"and":[8,12,20,80,94],"performance.":[9],"Continuous":[10],"stress":[11],"increasing":[13],"operating":[14,92],"temperatures":[15],"lead":[16],"to":[17,26,34,39,82,87],"device":[18],"degradation":[19,37,85],"long-term":[21],"system":[22],"unavailability.":[23],"The":[24],"opportunity":[25],"optimize":[27],"the":[28,31,52,59,71],"duty-cycle":[29],"of":[30,42,54],"stress/recovery":[32],"phases":[33],"reduce":[35],"Vth":[36],"leads":[38],"innovative":[40],"research":[41],"reliability-oriented":[43],"resources":[44],"allocation":[45,56,74],"at":[46],"architectural":[47],"level.":[48],"This":[49],"work":[50],"explores":[51],"impact":[53],"different":[55,91],"strategies":[57],"on":[58],"processor":[60],"degradation,":[61],"through":[62],"a":[63],"novel":[64],"estimation":[65],"methodology.":[66],"Experimental":[67],"results":[68],"show":[69],"that":[70],"proposed":[72],"NBTI-aware":[73],"strategy":[75],"can":[76],"guarantee":[77],"from":[78],"10%":[79],"up":[81],"30%":[83],"lower":[84],"compared":[86],"classical":[88],"strategies,":[89],"under":[90,95],"scenarios":[93],"process":[96],"variability.":[97]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":4},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}