{"id":"https://openalex.org/W2141037841","doi":"https://doi.org/10.1145/2206781.2206790","title":"SNR analysis approach for hardware/software partitioning using dynamically adaptable fixed point representation","display_name":"SNR analysis approach for hardware/software partitioning using dynamically adaptable fixed point representation","publication_year":2012,"publication_date":"2012-05-03","ids":{"openalex":"https://openalex.org/W2141037841","doi":"https://doi.org/10.1145/2206781.2206790","mag":"2141037841"},"language":"en","primary_location":{"id":"doi:10.1145/2206781.2206790","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2206781.2206790","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the great lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004034970","display_name":"Varadaraj Kamath Nileshwar","orcid":null},"institutions":[{"id":"https://openalex.org/I138006243","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45","country_code":"US","type":"education","lineage":["https://openalex.org/I138006243"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Varadaraj Kamath Nileshwar","raw_affiliation_strings":["University of Arizona, Tucson, AZ, USA"],"affiliations":[{"raw_affiliation_string":"University of Arizona, Tucson, AZ, USA","institution_ids":["https://openalex.org/I138006243"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015269679","display_name":"Roman Lysecky","orcid":"https://orcid.org/0000-0002-5000-0848"},"institutions":[{"id":"https://openalex.org/I138006243","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45","country_code":"US","type":"education","lineage":["https://openalex.org/I138006243"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Roman Lysecky","raw_affiliation_strings":["University of Arizona, Tucson, AZ, USA"],"affiliations":[{"raw_affiliation_string":"University of Arizona, Tucson, AZ, USA","institution_ids":["https://openalex.org/I138006243"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5004034970"],"corresponding_institution_ids":["https://openalex.org/I138006243"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16732247,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"27","last_page":"32"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.772444486618042},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.7100193500518799},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.634227454662323},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.6000924706459045},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5481945276260376},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5140780210494995},{"id":"https://openalex.org/keywords/fixed-point-arithmetic","display_name":"Fixed-point arithmetic","score":0.5090388655662537},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.4916878342628479},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4787158966064453},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4410548210144043},{"id":"https://openalex.org/keywords/fixed-point","display_name":"Fixed point","score":0.43357110023498535},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4208938479423523},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41043317317962646},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3690516948699951},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3515171408653259},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13440200686454773},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10108393430709839}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.772444486618042},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.7100193500518799},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.634227454662323},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.6000924706459045},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5481945276260376},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5140780210494995},{"id":"https://openalex.org/C163973906","wikidata":"https://www.wikidata.org/wiki/Q649900","display_name":"Fixed-point arithmetic","level":3,"score":0.5090388655662537},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.4916878342628479},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4787158966064453},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4410548210144043},{"id":"https://openalex.org/C61445026","wikidata":"https://www.wikidata.org/wiki/Q217608","display_name":"Fixed point","level":2,"score":0.43357110023498535},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4208938479423523},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41043317317962646},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3690516948699951},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3515171408653259},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13440200686454773},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10108393430709839},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2206781.2206790","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2206781.2206790","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the great lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W651021132","https://openalex.org/W1589910777","https://openalex.org/W1686420892","https://openalex.org/W2006428566","https://openalex.org/W2022183336","https://openalex.org/W2070730843","https://openalex.org/W2112764635","https://openalex.org/W2117285153","https://openalex.org/W2117638260","https://openalex.org/W2123736966","https://openalex.org/W2134131177","https://openalex.org/W2162087782","https://openalex.org/W2166026358","https://openalex.org/W2169719116","https://openalex.org/W2554438294"],"related_works":["https://openalex.org/W2370279919","https://openalex.org/W1681090243","https://openalex.org/W2094210932","https://openalex.org/W1836109266","https://openalex.org/W2028547611","https://openalex.org/W2384717171","https://openalex.org/W2027246841","https://openalex.org/W2163928768","https://openalex.org/W2145667950","https://openalex.org/W2152301037"],"abstract_inverted_index":{"During":[0],"the":[1,48,82,134,141],"early":[2],"design":[3,28],"phases":[4,29],"of":[5,84,140],"software":[6,63],"development,":[7],"many":[8],"developers":[9],"use":[10],"floating":[11,49,71],"point":[12,24,52,72],"data":[13],"types":[14],"and":[15,65,137],"libraries":[16],"but":[17],"often":[18,35],"convert":[19],"these":[20,55],"applications":[21],"into":[22],"fixed":[23,51],"representations":[25],"in":[26],"later":[27],"-":[30],"a":[31,88,104,123],"time":[32],"consuming":[33],"process":[34],"requiring":[36],"significant":[37],"designer":[38],"effort.":[39],"While":[40],"various":[41],"approaches":[42,56],"have":[43],"been":[44],"proposed":[45],"to":[46,50,74,80,113,117],"automate":[47],"conversion":[53],"process,":[54],"are":[57],"mainly":[58],"targeted":[59],"at":[60],"creating":[61],"optimized":[62],"implementations":[64],"do":[66],"not":[67],"directly":[68],"support":[69],"partitioning":[70,106],"implementation":[73],"hardware.":[75],"We":[76,102],"present":[77,103],"an":[78],"approach":[79],"optimize":[81],"number":[83],"bits":[85],"required":[86],"for":[87],"dynamically":[89],"adaptable":[90],"fixed-point":[91],"representation":[92],"using":[93],"SNR":[94,111],"analysis":[95,112],"methods":[96],"targeting":[97],"computationally":[98],"intensive":[99],"floating-point":[100],"kernels.":[101],"hardware/software":[105],"methodology":[107],"that":[108],"leverages":[109],"this":[110],"partition":[114],"application":[115],"kernels":[116],"custom":[118],"hardware":[119,143],"coprocessors":[120],"implemented":[121],"within":[122],"field-programmable":[124],"gate":[125],"array.":[126],"Using":[127],"several":[128],"case":[129],"study":[130],"applications,":[131],"we":[132],"highlight":[133],"performance":[135],"benefits":[136],"area":[138],"requirements":[139],"resulting":[142],"implementations.":[144]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}