{"id":"https://openalex.org/W2097024561","doi":"https://doi.org/10.1145/217474.217549","title":"Retiming synchronous circuitry with imprecise delays","display_name":"Retiming synchronous circuitry with imprecise delays","publication_year":1995,"publication_date":"1995-01-01","ids":{"openalex":"https://openalex.org/W2097024561","doi":"https://doi.org/10.1145/217474.217549","mag":"2097024561"},"language":"en","primary_location":{"id":"doi:10.1145/217474.217549","is_oa":false,"landing_page_url":"https://doi.org/10.1145/217474.217549","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 32nd ACM/IEEE conference on Design automation conference  - DAC '95","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033869570","display_name":"I. Karkowski","orcid":null},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"I. Karkowski","raw_affiliation_strings":["Delft University of Technology, Faculty of Electrical Engineering, Mekelweg 4, 2628 CD Delft, The Netherlands","Delft University of Technology, Faculty of Electrical Engineering, Mekelweg 4, 2628 CD Delft, The Netherlands#TAB#"],"affiliations":[{"raw_affiliation_string":"Delft University of Technology, Faculty of Electrical Engineering, Mekelweg 4, 2628 CD Delft, The Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"Delft University of Technology, Faculty of Electrical Engineering, Mekelweg 4, 2628 CD Delft, The Netherlands#TAB#","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110938533","display_name":"Ria Otten","orcid":null},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"R. H. J. M. Otten","raw_affiliation_strings":["Delft University of Technology, Faculty of Electrical Engineering, Mekelweg 4, 2628 CD Delft, The Netherlands","Delft University of Technology, Faculty of Electrical Engineering, Mekelweg 4, 2628 CD Delft, The Netherlands#TAB#"],"affiliations":[{"raw_affiliation_string":"Delft University of Technology, Faculty of Electrical Engineering, Mekelweg 4, 2628 CD Delft, The Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"Delft University of Technology, Faculty of Electrical Engineering, Mekelweg 4, 2628 CD Delft, The Netherlands#TAB#","institution_ids":["https://openalex.org/I98358874"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5033869570"],"corresponding_institution_ids":["https://openalex.org/I98358874"],"apc_list":null,"apc_paid":null,"fwci":3.1792,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.91241245,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"322","last_page":"326"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11798","display_name":"Optimal Experimental Design Methods","score":0.9916999936103821,"subfield":{"id":"https://openalex.org/subfields/1803","display_name":"Management Science and Operations Research"},"field":{"id":"https://openalex.org/fields/18","display_name":"Decision Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9799000024795532,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/retiming","display_name":"Retiming","score":0.9212318658828735},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7296157479286194},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.25914084911346436}],"concepts":[{"id":"https://openalex.org/C41112130","wikidata":"https://www.wikidata.org/wiki/Q2146175","display_name":"Retiming","level":2,"score":0.9212318658828735},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7296157479286194},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.25914084911346436}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/217474.217549","is_oa":false,"landing_page_url":"https://doi.org/10.1145/217474.217549","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 32nd ACM/IEEE conference on Design automation conference  - DAC '95","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.587.4901","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.587.4901","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cecs.uci.edu/~papers/compendium94-03/papers/1995/dac95/pdffiles/19_4.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1487271914","https://openalex.org/W1929354501","https://openalex.org/W1964714279","https://openalex.org/W2019950953","https://openalex.org/W2087656024","https://openalex.org/W3106992008"],"related_works":["https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2134549436","https://openalex.org/W2160236198","https://openalex.org/W1951668625","https://openalex.org/W2201801726","https://openalex.org/W2132158474","https://openalex.org/W1937646452","https://openalex.org/W2159875352","https://openalex.org/W2485105595"],"abstract_inverted_index":{"Often,":[0],"and":[1,80,94],"certainly":[2],"in":[3],"the":[4,10,39,58,70,74,104,108],"early":[5],"stages":[6],"of":[7,38,72],"a":[8,31,35],"design,":[9],"knowl-edge":[11],"about":[12],"delays":[13,62],"is":[14,18,30,54,101,107],"imprecise.":[15],"Stochastic":[16],"programming":[17,53],"not":[19],"an":[20],"adequate":[21],"means":[22],"to":[23,46],"account":[24],"for":[25,56,87,96,111],"this":[26,50],"imprecision.":[27],"Not":[28],"only":[29],"probability":[32],"distribution":[33],"seldom":[34],"correct":[36],"translation":[37],"designer\u2019s":[40],"delay":[41],"knowledge,":[42],"it":[43,85],"also":[44],"leads":[45],"inefficient":[47],"algo-rithms.":[48],"In":[49],"paper":[51],"possibilistic":[52,67],"proposed":[55],"handling":[57],"retiming":[59,112],"problem":[60],"where":[61],"are":[63],"modelled":[64],"as":[65,110],"(triangular)":[66],"numbers.":[68],"Beside":[69],"capability":[71],"optimizing":[73],"most":[75],"possible":[76],"clock":[77,91],"cycle":[78,92],"time":[79,93],"generat-ing":[81],"its":[82],"possibility":[83],"distribution,":[84],"allows":[86],"trade-offs":[88],"between":[89],"reducing":[90],"chances":[95],"obtaining":[97],"worse":[98],"solutions.":[99],"It":[100],"shown":[102],"that":[103],"computational":[105],"complexity":[106],"same":[109],"with":[113],"exact":[114],"circuit":[115],"delays.":[116]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}