{"id":"https://openalex.org/W2047631674","doi":"https://doi.org/10.1145/2160916.2160952","title":"Towards layout-friendly high-level synthesis","display_name":"Towards layout-friendly high-level synthesis","publication_year":2012,"publication_date":"2012-03-25","ids":{"openalex":"https://openalex.org/W2047631674","doi":"https://doi.org/10.1145/2160916.2160952","mag":"2047631674"},"language":"en","primary_location":{"id":"doi:10.1145/2160916.2160952","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2160916.2160952","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2012 ACM international symposium on International Symposium on Physical Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016776689","display_name":"Jason Cong","orcid":"https://orcid.org/0000-0003-2887-6963"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]},{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN","US"],"is_corresponding":false,"raw_author_name":"Jason Cong","raw_affiliation_strings":["University of California, Los Angeles, Los Angeles, CA, USA &amp; Peking University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles, Los Angeles, CA, USA &amp; Peking University, Beijing, China","institution_ids":["https://openalex.org/I161318765","https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100395436","display_name":"Bin Liu","orcid":"https://orcid.org/0000-0001-8083-8062"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bin Liu","raw_affiliation_strings":["University of California, Los Angeles, Los Angeles, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023468643","display_name":"Guojie Luo","orcid":"https://orcid.org/0000-0003-4932-3655"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Guojie Luo","raw_affiliation_strings":["Peking University, Beijing, China","Peking University, Beijing, China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]},{"raw_affiliation_string":"Peking University, Beijing, China#TAB#","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111746097","display_name":"Raghu Prabhakar","orcid":null},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Raghu Prabhakar","raw_affiliation_strings":["University of California, Los Angeles, Los Angeles, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.8914,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.85300326,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"165","last_page":"172"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6911411881446838},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.686032235622406},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6824251413345337},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.5892462730407715},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4727505147457123},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.47233715653419495},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.45877915620803833},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.45233890414237976},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3896397650241852},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33520567417144775},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.30402129888534546},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.20230358839035034},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.20049911737442017},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.10870683193206787}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6911411881446838},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.686032235622406},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6824251413345337},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.5892462730407715},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4727505147457123},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.47233715653419495},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.45877915620803833},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.45233890414237976},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3896397650241852},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33520567417144775},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.30402129888534546},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.20230358839035034},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.20049911737442017},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.10870683193206787},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2160916.2160952","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2160916.2160952","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2012 ACM international symposium on International Symposium on Physical Design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.300.7376","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.300.7376","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://cadlab.cs.ucla.edu/~cong/papers/ISPD12_2.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.46000000834465027,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"},{"id":"https://openalex.org/F4320324787","display_name":"Peking University","ror":"https://ror.org/02v51f717"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1544259171","https://openalex.org/W1921869937","https://openalex.org/W2009083496","https://openalex.org/W2059836005","https://openalex.org/W2064559570","https://openalex.org/W2069162780","https://openalex.org/W2072400712","https://openalex.org/W2074601596","https://openalex.org/W2074799901","https://openalex.org/W2090169195","https://openalex.org/W2093332051","https://openalex.org/W2093513607","https://openalex.org/W2097099414","https://openalex.org/W2098559204","https://openalex.org/W2100638636","https://openalex.org/W2103302995","https://openalex.org/W2111104699","https://openalex.org/W2114348377","https://openalex.org/W2118937112","https://openalex.org/W2121046837","https://openalex.org/W2132915653","https://openalex.org/W2135117148","https://openalex.org/W2141185123","https://openalex.org/W2146241631","https://openalex.org/W2147088458","https://openalex.org/W2155314350","https://openalex.org/W2156420848","https://openalex.org/W2158566102","https://openalex.org/W2160566592","https://openalex.org/W2165689945","https://openalex.org/W2166029537","https://openalex.org/W2171539112","https://openalex.org/W2275304190","https://openalex.org/W2296319761","https://openalex.org/W2493328864","https://openalex.org/W2912522929","https://openalex.org/W4206504442"],"related_works":["https://openalex.org/W4241206086","https://openalex.org/W2081132365","https://openalex.org/W2098419840","https://openalex.org/W2142474790","https://openalex.org/W2098204276","https://openalex.org/W1966764473","https://openalex.org/W1964556228","https://openalex.org/W2398947418","https://openalex.org/W2789349722","https://openalex.org/W2121036163"],"abstract_inverted_index":{"There":[0],"are":[1],"two":[2],"prominent":[3],"problems":[4,57],"with":[5,14],"technology":[6],"scaling:":[7],"increasing":[8],"design":[9,93],"complexity":[10,27],"and":[11,106],"more":[12],"challenges":[13],"interconnect":[15,56],"design,":[16],"including":[17],"routability.":[18],"High-level":[19],"synthesis":[20,43],"has":[21],"been":[22],"proposed":[23],"to":[24,87],"solve":[25],"the":[26,31,47,89,104,107,110],"problem":[28,49],"by":[29,67],"raising":[30],"abstraction":[32],"level.":[33],"In":[34],"this":[35],"paper,":[36],"we":[37],"share":[38],"our":[39],"vision":[40],"that":[41,54,58,83],"high-level":[42,75,96],"can":[44,62,84],"potentially":[45],"help":[46],"routability":[48,90,108],"as":[50],"well.":[51],"We":[52,77],"show":[53],"many":[55],"occur":[59],"in":[60,95],"layout":[61],"be":[63,85],"avoided":[64],"or":[65],"mitigated":[66],"adopting":[68],"a":[69],"layout-friendly":[70],"RTL":[71],"architecture":[72],"generated":[73],"from":[74],"synthesis.":[76,97],"also":[78],"evaluate":[79],"some":[80],"structural":[81],"metrics":[82,105],"used":[86],"estimate":[88],"impact":[91],"of":[92,109],"decisions":[94],"Experimental":[98],"results":[99],"have":[100],"demonstrated":[101],"correlations":[102],"between":[103],"resulting":[111],"design.":[112]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}
