{"id":"https://openalex.org/W1995880343","doi":"https://doi.org/10.1145/2159542.2159550","title":"Scan Flip-Flop Grouping to Compress Test Data and Compact Test Responses for Launch-on-Capture Delay Testing","display_name":"Scan Flip-Flop Grouping to Compress Test Data and Compact Test Responses for Launch-on-Capture Delay Testing","publication_year":2012,"publication_date":"2012-04-01","ids":{"openalex":"https://openalex.org/W1995880343","doi":"https://doi.org/10.1145/2159542.2159550","mag":"1995880343"},"language":"en","primary_location":{"id":"doi:10.1145/2159542.2159550","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2159542.2159550","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100748284","display_name":"Dong Xiang","orcid":"https://orcid.org/0000-0003-4788-511X"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Dong Xiang","raw_affiliation_strings":["Tsinghua University"],"affiliations":[{"raw_affiliation_string":"Tsinghua University","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100601934","display_name":"Zhen Chen","orcid":"https://orcid.org/0000-0001-5503-2630"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhen Chen","raw_affiliation_strings":["Tsinghua University"],"affiliations":[{"raw_affiliation_string":"Tsinghua University","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109249989","display_name":"Laung\u2010Terng Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210107885","display_name":"Syntek Technologies (United States)","ror":"https://ror.org/01rpq5x59","country_code":"US","type":"company","lineage":["https://openalex.org/I4210107885"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Laung-Terng Wang","raw_affiliation_strings":["SynTest Technologies"],"affiliations":[{"raw_affiliation_string":"SynTest Technologies","institution_ids":["https://openalex.org/I4210107885"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100748284"],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":2.0304,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.85741053,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"17","issue":"2","first_page":"1","last_page":"24"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7705721855163574},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.7441731691360474},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.6386405229568481},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.6147727966308594},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.5769025683403015},{"id":"https://openalex.org/keywords/test-data","display_name":"Test data","score":0.5499146580696106},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.4916530251502991},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.47328704595565796},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.42509639263153076},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.4231418967247009},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.41226714849472046},{"id":"https://openalex.org/keywords/code-coverage","display_name":"Code coverage","score":0.4108959436416626},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.40212154388427734},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.24915972352027893},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.21044334769248962},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.20308652520179749},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.12059944868087769},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08228182792663574}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7705721855163574},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.7441731691360474},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.6386405229568481},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.6147727966308594},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.5769025683403015},{"id":"https://openalex.org/C16910744","wikidata":"https://www.wikidata.org/wiki/Q7705759","display_name":"Test data","level":2,"score":0.5499146580696106},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.4916530251502991},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.47328704595565796},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.42509639263153076},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.4231418967247009},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.41226714849472046},{"id":"https://openalex.org/C53942775","wikidata":"https://www.wikidata.org/wiki/Q1211721","display_name":"Code coverage","level":3,"score":0.4108959436416626},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.40212154388427734},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.24915972352027893},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.21044334769248962},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.20308652520179749},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.12059944868087769},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08228182792663574},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2159542.2159550","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2159542.2159550","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G8970951419","display_name":null,"funder_award_id":"2009AA01Z129","funder_id":"https://openalex.org/F4320321540","funder_display_name":"Ministry of Science and Technology of the People's Republic of China"},{"id":"https://openalex.org/G90587864","display_name":null,"funder_award_id":"6.04E+23","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320321540","display_name":"Ministry of Science and Technology of the People's Republic of China","ror":"https://ror.org/027s68j25"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W13277579","https://openalex.org/W1583304273","https://openalex.org/W1968575517","https://openalex.org/W1969332406","https://openalex.org/W2002190968","https://openalex.org/W2024585893","https://openalex.org/W2034285860","https://openalex.org/W2043735935","https://openalex.org/W2055179355","https://openalex.org/W2062338825","https://openalex.org/W2096146619","https://openalex.org/W2099561790","https://openalex.org/W2101900253","https://openalex.org/W2104884563","https://openalex.org/W2110164501","https://openalex.org/W2115658300","https://openalex.org/W2117891373","https://openalex.org/W2120960137","https://openalex.org/W2128627202","https://openalex.org/W2139009001","https://openalex.org/W2139377754","https://openalex.org/W2152321821","https://openalex.org/W2152604755","https://openalex.org/W2152683841","https://openalex.org/W2153336129","https://openalex.org/W2154884969","https://openalex.org/W2159056656","https://openalex.org/W2160261583","https://openalex.org/W2163050887","https://openalex.org/W2163952900","https://openalex.org/W2164754947","https://openalex.org/W2169874783","https://openalex.org/W2914931491","https://openalex.org/W3140239545","https://openalex.org/W4235935333","https://openalex.org/W4243298546"],"related_works":["https://openalex.org/W2117891373","https://openalex.org/W2789883751","https://openalex.org/W4253462032","https://openalex.org/W2132104734","https://openalex.org/W4246557465","https://openalex.org/W1581610324","https://openalex.org/W2131499522","https://openalex.org/W2133255963","https://openalex.org/W2105463797","https://openalex.org/W4233954302"],"abstract_inverted_index":{"Test":[0,128,144],"data":[1,16,129,184],"compression":[2],"is":[3,21,50],"a":[4,75,158],"much":[5,22],"more":[6,23,44],"difficult":[7],"problem":[8],"for":[9,17,65,97,105,116,130,162,181],"launch-on-capture":[10],"(LOC)":[11],"delay":[12,19,32,67,125,132,169],"testing,":[13,29],"because":[14],"test":[15,34,54,58,62,99,159,176,183],"LOC":[18,31,66,117,131,163],"testing":[20,133],"than":[24],"that":[25],"of":[26,77,109,195],"stuck-at":[27],"fault":[28,33,68,126,170],"and":[30,60,122,166,175],"generation":[35],"in":[36,88],"the":[37,81,89,94,113,136,193,196],"two-frame":[38],"circuit":[39],"model":[40],"can":[41,140,147],"specify":[42],"many":[43],"inputs.":[45],"A":[46],"new":[47,71,137],"scan":[48,72,78,86,110,138,173],"architecture":[49,73,139],"proposed":[51],"to":[52,156,191],"compress":[53],"stimulus":[55],"data,":[56],"compact":[57],"responses,":[59],"reduce":[61],"application":[63,145],"time":[64,146],"testing.":[69,127,171],"The":[70],"merges":[74],"number":[76],"flip-flops":[79,87,111],"into":[80,112],"same":[82,90,95,114],"group,":[83],"where":[84],"all":[85,98],"group":[91,115],"are":[92,103,154,179,189],"assigned":[93],"values":[96],"pairs.":[100],"Sufficient":[101,152,186],"conditions":[102,153],"presented":[104,155,190],"including":[106],"any":[107],"pair":[108],"transition,":[118,164],"non-robust":[119],"path":[120,124,168],"delay,":[121],"robust":[123,167],"based":[134],"on":[135],"be":[141,149],"compressed":[142],"significantly.":[143],"also":[148],"reduced":[150],"greatly.":[151],"construct":[157],"response":[160,177],"compactor":[161,178],"non-robust,":[165],"Folded":[172],"forest":[174],"constructed":[180],"further":[182],"compression.":[185],"experimental":[187],"results":[188],"show":[192],"effectiveness":[194],"method.":[197]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}