{"id":"https://openalex.org/W2143586362","doi":"https://doi.org/10.1145/2155620.2155627","title":"A systematic methodology to develop resilient cache coherence protocols","display_name":"A systematic methodology to develop resilient cache coherence protocols","publication_year":2011,"publication_date":"2011-12-03","ids":{"openalex":"https://openalex.org/W2143586362","doi":"https://doi.org/10.1145/2155620.2155627","mag":"2143586362"},"language":"en","primary_location":{"id":"doi:10.1145/2155620.2155627","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2155620.2155627","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005170010","display_name":"Konstantinos Aisopos","orcid":null},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Konstantinos Aisopos","raw_affiliation_strings":["Princeton University, Princeton, NJ"],"affiliations":[{"raw_affiliation_string":"Princeton University, Princeton, NJ","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057413185","display_name":"Li-Shiuan Peh","orcid":"https://orcid.org/0000-0001-9010-6519"},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Li-Shiuan Peh","raw_affiliation_strings":["Massachusetts Institute of Technology, Cambridge, MA","Massachusetts Institute of Technology, Cambridge , USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Massachusetts Institute of Technology, Cambridge, MA","institution_ids":["https://openalex.org/I63966007"]},{"raw_affiliation_string":"Massachusetts Institute of Technology, Cambridge , USA#TAB#","institution_ids":["https://openalex.org/I63966007"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5005170010"],"corresponding_institution_ids":["https://openalex.org/I20089843"],"apc_list":null,"apc_paid":null,"fwci":2.4505,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.89884133,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"47","last_page":"58"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.784899890422821},{"id":"https://openalex.org/keywords/handshaking","display_name":"Handshaking","score":0.5629326701164246},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5544195771217346},{"id":"https://openalex.org/keywords/mesif-protocol","display_name":"MESIF protocol","score":0.49078330397605896},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.48601919412612915},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.4690217077732086},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.45378750562667847},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.4132685661315918},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.3419919013977051},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.30900681018829346},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2837996184825897},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.22383996844291687},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.17875897884368896},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.16823387145996094}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.784899890422821},{"id":"https://openalex.org/C58861099","wikidata":"https://www.wikidata.org/wiki/Q548838","display_name":"Handshaking","level":2,"score":0.5629326701164246},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5544195771217346},{"id":"https://openalex.org/C199979278","wikidata":"https://www.wikidata.org/wiki/Q263221","display_name":"MESIF protocol","level":5,"score":0.49078330397605896},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.48601919412612915},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.4690217077732086},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.45378750562667847},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.4132685661315918},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.3419919013977051},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.30900681018829346},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2837996184825897},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.22383996844291687},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.17875897884368896},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.16823387145996094}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2155620.2155627","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2155620.2155627","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2692261531","display_name":null,"funder_award_id":"CPA-0702341","funder_id":"https://openalex.org/F4320337387","funder_display_name":"Division of Computing and Communication Foundations"}],"funders":[{"id":"https://openalex.org/F4320337387","display_name":"Division of Computing and Communication Foundations","ror":"https://ror.org/01mng8331"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1981991312","https://openalex.org/W2008482633","https://openalex.org/W2033797066","https://openalex.org/W2048107031","https://openalex.org/W2062265941","https://openalex.org/W2103575641","https://openalex.org/W2108728827","https://openalex.org/W2114621803","https://openalex.org/W2114995630","https://openalex.org/W2126679074","https://openalex.org/W2145021036","https://openalex.org/W2147446937","https://openalex.org/W2147915525","https://openalex.org/W2152652532","https://openalex.org/W2156204788","https://openalex.org/W2162351670","https://openalex.org/W2164004001","https://openalex.org/W2164264749","https://openalex.org/W2169875292","https://openalex.org/W3141050786"],"related_works":["https://openalex.org/W2008751668","https://openalex.org/W2383781270","https://openalex.org/W1596373574","https://openalex.org/W146324612","https://openalex.org/W2377604528","https://openalex.org/W2364035261","https://openalex.org/W2000727365","https://openalex.org/W1553373672","https://openalex.org/W1537882661","https://openalex.org/W2592782291"],"abstract_inverted_index":{"Aggressive":[0],"transistor":[1],"scaling":[2],"continues":[3],"to":[4,32,81,93,105,110,151],"increase":[5],"integration":[6],"capacity":[7],"with":[8,121],"each":[9],"new":[10],"technology":[11,14],"node,":[12],"but":[13],"downscaling":[15],"also":[16],"increases":[17],"the":[18,50,54,78],"vulnerability":[19],"of":[20,56,155,171,184],"semiconductor":[21],"devices":[22],"and":[23,124,136,147,162,176],"causes":[24],"silicon":[25],"failures.":[26],"Thus,":[27],"fault-tolerant":[28],"architectures":[29],"are":[30],"emerging":[31],"guarantee":[33],"reliable":[34,57,137],"functionality":[35],"on":[36],"unreliable":[37,68,96],"silicon.":[38],"While":[39],"tolerating":[40],"faults":[41],"within":[42],"a":[43,89,102,107,111,152,165],"processor":[44],"core":[45],"has":[46],"been":[47],"extensively":[48],"researched,":[49],"many-core":[51],"era":[52],"introduces":[53,163],"challenge":[55],"on-chip":[58],"communication":[59],"in":[60],"Chip":[61],"Multi-Processors":[62],"(CMPs).":[63],"In":[64,83],"CMP":[65],"systems,":[66],"an":[67,95,180],"interconnection":[69],"network":[70],"can":[71,148],"lose":[72],"or":[73],"corrupt":[74],"coherence":[75,108],"messages,":[76],"causing":[77],"entire":[79],"chip":[80],"deadlock.":[82],"this":[84],"work,":[85],"we":[86],"argue":[87],"for":[88],"system-level":[90],"resiliency":[91],"solution":[92],"tolerate":[94],"underlying":[97],"Network-on-Chip":[98],"(NoC).":[99],"We":[100],"introduce":[101],"systematic":[103],"methodology":[104],"transform":[106],"protocol":[109,133],"resilient":[112],"one,":[113],"by":[114],"extending":[115],"its":[116],"Finite":[117],"State":[118],"Machine":[119],"(FSM)":[120],"safe":[122],"states":[123],"incorporating":[125],"additional":[126],"handshaking":[127],"messages":[128],"into":[129],"transactions.":[130],"The":[131],"modified":[132],"ensures":[134],"coherent":[135],"transactions":[138],"over":[139],"any":[140],"lossy":[141],"NoC.":[142],"Our":[143],"approach":[144],"is":[145],"generic":[146],"be":[149],"applied":[150],"wide":[153],"range":[154],"protocols.":[156],"It":[157],"requires":[158],"minimal":[159],"hardware":[160],"modifications":[161],"only":[164],"slight":[166],"performance":[167],"overhead":[168],"(an":[169],"average":[170],"0.8%":[172],"during":[173],"fault-free":[174],"operation,":[175],"1.9%":[177],"even":[178],"at":[179],"aggressive":[181],"fault":[182,186],"rate":[183],"one":[185],"per":[187],"msec).":[188]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}