{"id":"https://openalex.org/W2081927288","doi":"https://doi.org/10.1145/2146417.2146425","title":"Embedding formal performance analysis into the design cycle of MPSoCs for real-time streaming applications","display_name":"Embedding formal performance analysis into the design cycle of MPSoCs for real-time streaming applications","publication_year":2012,"publication_date":"2012-03-01","ids":{"openalex":"https://openalex.org/W2081927288","doi":"https://doi.org/10.1145/2146417.2146425","mag":"2081927288"},"language":"en","primary_location":{"id":"doi:10.1145/2146417.2146425","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2146417.2146425","pdf_url":null,"source":{"id":"https://openalex.org/S136160450","display_name":"ACM Transactions on Embedded Computing Systems","issn_l":"1539-9087","issn":["1539-9087","1558-3465"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Embedded Computing Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100768452","display_name":"Kai Huang","orcid":"https://orcid.org/0000-0003-0359-7810"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Kai Huang","raw_affiliation_strings":["ETH Zurich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETH Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078719693","display_name":"Wolfgang Haid","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Wolfgang Haid","raw_affiliation_strings":["ETH Zurich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETH Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072639768","display_name":"Iuliana Bacivarov","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Iuliana Bacivarov","raw_affiliation_strings":["ETH Zurich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETH Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5105181657","display_name":"Matthias Keller","orcid":"https://orcid.org/0000-0002-3160-7396"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Matthias Keller","raw_affiliation_strings":["ETH Zurich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETH Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060999697","display_name":"Lothar Thiele","orcid":"https://orcid.org/0000-0001-6139-868X"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Lothar Thiele","raw_affiliation_strings":["ETH Zurich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETH Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":5.9622,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.96448471,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"11","issue":"1","first_page":"1","last_page":"23"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.9686691761016846},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8813837766647339},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6281546354293823},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5856420993804932},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.567038893699646},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.5642985105514526},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5637199878692627},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4636093080043793},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4370497465133667},{"id":"https://openalex.org/keywords/embedding","display_name":"Embedding","score":0.4352809190750122},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.41686826944351196},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.18135562539100647},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15157994627952576}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.9686691761016846},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8813837766647339},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6281546354293823},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5856420993804932},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.567038893699646},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5642985105514526},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5637199878692627},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4636093080043793},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4370497465133667},{"id":"https://openalex.org/C41608201","wikidata":"https://www.wikidata.org/wiki/Q980509","display_name":"Embedding","level":2,"score":0.4352809190750122},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.41686826944351196},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.18135562539100647},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15157994627952576},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2146417.2146425","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2146417.2146425","pdf_url":null,"source":{"id":"https://openalex.org/S136160450","display_name":"ACM Transactions on Embedded Computing Systems","issn_l":"1539-9087","issn":["1539-9087","1558-3465"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Embedded Computing Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":43,"referenced_works":["https://openalex.org/W1568192366","https://openalex.org/W1597755753","https://openalex.org/W1966293963","https://openalex.org/W1970939331","https://openalex.org/W1997998060","https://openalex.org/W2020063395","https://openalex.org/W2031699358","https://openalex.org/W2041129851","https://openalex.org/W2059807497","https://openalex.org/W2063345245","https://openalex.org/W2076285066","https://openalex.org/W2091158003","https://openalex.org/W2097718262","https://openalex.org/W2098386377","https://openalex.org/W2102247536","https://openalex.org/W2102815588","https://openalex.org/W2106160821","https://openalex.org/W2109005959","https://openalex.org/W2109911646","https://openalex.org/W2111413831","https://openalex.org/W2113488668","https://openalex.org/W2116493640","https://openalex.org/W2120452217","https://openalex.org/W2126605998","https://openalex.org/W2127044011","https://openalex.org/W2127318527","https://openalex.org/W2131200537","https://openalex.org/W2136711971","https://openalex.org/W2137078121","https://openalex.org/W2139548638","https://openalex.org/W2141480229","https://openalex.org/W2144979178","https://openalex.org/W2147206873","https://openalex.org/W2147960195","https://openalex.org/W2153300803","https://openalex.org/W2157779731","https://openalex.org/W2158791769","https://openalex.org/W2167334434","https://openalex.org/W2561675875","https://openalex.org/W2745045259","https://openalex.org/W2911485256","https://openalex.org/W3196183927","https://openalex.org/W6635964534"],"related_works":["https://openalex.org/W1973069902","https://openalex.org/W2576551918","https://openalex.org/W2169248084","https://openalex.org/W2124403023","https://openalex.org/W2336368137","https://openalex.org/W2002682434","https://openalex.org/W211156700","https://openalex.org/W2133408453","https://openalex.org/W2016843712","https://openalex.org/W2533063779"],"abstract_inverted_index":{"Modern":[0],"real-time":[1,19,78],"streaming":[2],"applications":[3,20],"are":[4,24,51],"increasingly":[5],"implemented":[6],"on":[7,22],"multiprocessor":[8],"systems-on-chip":[9],"(MPSoC).":[10],"The":[11,136],"implementation,":[12,151],"as":[13,15],"well":[14],"the":[16,32,88,93,104,128,149],"verification":[17],"of":[18,35,95],"executing":[21],"MPSoCs,":[23,36],"difficult":[25],"tasks,":[26],"however.":[27],"A":[28],"major":[29],"challenge":[30],"is":[31,38,117,138],"performance":[33,70,85,124],"analysis":[34,71,86,98,125,155],"which":[37],"required":[39],"for":[40,54,76,146,157],"early":[41],"design":[42,90,111,142],"space":[43],"exploration":[44],"and":[45,61,100],"final":[46],"system":[47,150,158],"verification.":[48,159],"Simulation-based":[49],"methods":[50,72],"not":[52],"well-suited":[53],"this":[55,108],"purpose,":[56],"due":[57],"to":[58],"long":[59],"runtimes":[60],"non-exhaustive":[62],"corner-case":[63],"coverage.":[64],"To":[65],"overcome":[66],"these":[67,115],"limitations,":[68],"formal":[69,84],"that":[73,113,144],"provide":[74],"guarantees":[75],"meeting":[77],"constraints":[79],"have":[80],"been":[81],"developed.":[82],"Embedding":[83],"into":[87,127],"MPSoC":[89,133,140],"cycle":[91],"requires":[92],"generation":[94],"a":[96,110],"faithful":[97],"model":[99,156],"its":[101],"calibration":[102],"with":[103,153],"system-specific":[105],"parameters.":[106],"In":[107,119],"article,":[109],"flow":[112,143],"automates":[114],"steps":[116],"presented.":[118],"particular,":[120],"we":[121],"integrate":[122],"modular":[123],"(MPA)":[126],"distributed":[129],"operation":[130],"layer":[131],"(DOL)":[132],"programming":[134],"environment.":[135],"result":[137],"an":[139,154],"software":[141],"allows":[145],"automatically":[147],"generating":[148],"together":[152]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":4}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}