{"id":"https://openalex.org/W2008437460","doi":"https://doi.org/10.1145/2146417.2146422","title":"On-chip memory architecture exploration framework for DSP processor-based embedded system on chip","display_name":"On-chip memory architecture exploration framework for DSP processor-based embedded system on chip","publication_year":2012,"publication_date":"2012-03-01","ids":{"openalex":"https://openalex.org/W2008437460","doi":"https://doi.org/10.1145/2146417.2146422","mag":"2008437460"},"language":"en","primary_location":{"id":"doi:10.1145/2146417.2146422","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2146417.2146422","pdf_url":null,"source":{"id":"https://openalex.org/S136160450","display_name":"ACM Transactions on Embedded Computing Systems","issn_l":"1539-9087","issn":["1539-9087","1558-3465"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Embedded Computing Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039029625","display_name":"T.S. Rajesh Kumar","orcid":"https://orcid.org/0000-0002-9569-3449"},"institutions":[{"id":"https://openalex.org/I1306339040","display_name":"Ericsson (Sweden)","ror":"https://ror.org/05a7rhx54","country_code":"SE","type":"company","lineage":["https://openalex.org/I1306339040"]}],"countries":["SE"],"is_corresponding":true,"raw_author_name":"T.S. Rajesh Kumar","raw_affiliation_strings":["ST-Ericsson India Ltd., Bangalore, India","ST-Ericsson India Ltd., Bangalore, India#TAB#"],"affiliations":[{"raw_affiliation_string":"ST-Ericsson India Ltd., Bangalore, India","institution_ids":[]},{"raw_affiliation_string":"ST-Ericsson India Ltd., Bangalore, India#TAB#","institution_ids":["https://openalex.org/I1306339040"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113510967","display_name":"R. Govindarajan","orcid":null},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"R. Govindarajan","raw_affiliation_strings":["Indian Institue of Science, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Indian Institue of Science, Bangalore, India","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036733255","display_name":"C.P. Ravikumar","orcid":"https://orcid.org/0000-0003-0809-5545"},"institutions":[{"id":"https://openalex.org/I4210109535","display_name":"Texas Instruments (India)","ror":"https://ror.org/01t305n31","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210109535","https://openalex.org/I74760111"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"C.P. Ravikumar","raw_affiliation_strings":["Texas Instruments India Pvt Ltd., Bangalore, India","Texas Instruments (India) Pvt Ltd, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Texas Instruments India Pvt Ltd., Bangalore, India","institution_ids":["https://openalex.org/I4210109535"]},{"raw_affiliation_string":"Texas Instruments (India) Pvt Ltd, Bangalore, India","institution_ids":["https://openalex.org/I4210109535"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5039029625"],"corresponding_institution_ids":["https://openalex.org/I1306339040"],"apc_list":null,"apc_paid":null,"fwci":1.4503,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.81000562,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":"11","issue":"1","first_page":"1","last_page":"25"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8485649824142456},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6337136030197144},{"id":"https://openalex.org/keywords/porting","display_name":"Porting","score":0.5917114615440369},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5826542973518372},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.5125622749328613},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5077506303787231},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.4957345426082611},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.4796469807624817},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4626747965812683},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.43692585825920105},{"id":"https://openalex.org/keywords/physical-address","display_name":"Physical address","score":0.4310157895088196},{"id":"https://openalex.org/keywords/extended-memory","display_name":"Extended memory","score":0.43053779006004333},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4271087348461151},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.41420865058898926},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3540336489677429},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.33047670125961304},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.2582567632198334},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14973634481430054}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8485649824142456},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6337136030197144},{"id":"https://openalex.org/C106251023","wikidata":"https://www.wikidata.org/wiki/Q851989","display_name":"Porting","level":3,"score":0.5917114615440369},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5826542973518372},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.5125622749328613},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5077506303787231},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.4957345426082611},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.4796469807624817},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4626747965812683},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.43692585825920105},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.4310157895088196},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.43053779006004333},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4271087348461151},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.41420865058898926},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3540336489677429},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.33047670125961304},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.2582567632198334},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14973634481430054},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2146417.2146422","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2146417.2146422","pdf_url":null,"source":{"id":"https://openalex.org/S136160450","display_name":"ACM Transactions on Embedded Computing Systems","issn_l":"1539-9087","issn":["1539-9087","1558-3465"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Embedded Computing Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5099999904632568}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1524811490","https://openalex.org/W1559272609","https://openalex.org/W1851406565","https://openalex.org/W1985515302","https://openalex.org/W1989831720","https://openalex.org/W2033872646","https://openalex.org/W2056541597","https://openalex.org/W2086807722","https://openalex.org/W2105560756","https://openalex.org/W2106716308","https://openalex.org/W2112033081","https://openalex.org/W2115488561","https://openalex.org/W2124219256","https://openalex.org/W2125763038","https://openalex.org/W2128990057","https://openalex.org/W2130096537","https://openalex.org/W2132940544","https://openalex.org/W2157272747","https://openalex.org/W2161147079","https://openalex.org/W2162528816","https://openalex.org/W2171061987","https://openalex.org/W2506983566","https://openalex.org/W4242414053"],"related_works":["https://openalex.org/W2491097902","https://openalex.org/W4243333834","https://openalex.org/W1554378476","https://openalex.org/W1531461453","https://openalex.org/W1575240748","https://openalex.org/W3025845664","https://openalex.org/W2047684617","https://openalex.org/W2168550483","https://openalex.org/W4389371524","https://openalex.org/W4237787070"],"abstract_inverted_index":{"Today's":[0],"SoCs":[1,20],"are":[2,66,136],"complex":[3],"designs":[4],"with":[5,78],"multiple":[6,69],"embedded":[7,19],"processors,":[8],"memory":[9,16,33,59,70,92,112,159,164,171],"subsystems,":[10],"and":[11,25,95,99,127,142,170,182],"application":[12,119,183],"specific":[13],"peripherals.":[14],"The":[15],"architecture":[17,60,93,113],"of":[18,27,43,101,131,149,200,208],"strongly":[21],"influences":[22],"the":[23,28,32,44,48,57,97,111,122,147,154,175,195],"power":[24],"performance":[26,141],"entire":[29],"system.":[30],"Further,":[31],"subsystem":[34],"constitutes":[35],"a":[36,105,116,129,139,205,211],"major":[37],"part":[38],"(typically":[39],"up":[40],"to":[41,173],"70%)":[42],"silicon":[45],"area":[46,144],"for":[47,62,90,115],"current":[49],"day":[50],"SoC.":[51],"In":[52,82],"this":[53,83,152],"article,":[54],"we":[55,85,188],"address":[56,110,174],"on-chip":[58],"exploration":[61,94,114,161,172],"DSP":[63],"processors":[64],"which":[65],"organized":[67],"as":[68],"banks,":[71],"where":[72],"banks":[73],"can":[74],"be":[75],"single/dual":[76],"ported":[77],"non-uniform":[79],"bank":[80],"sizes.":[81],"paper":[84],"propose":[86,189],"two":[87],"different":[88],"methods":[89,103,109],"physical":[91,163],"identify":[96],"strengths":[98],"applicability":[100],"these":[102],"in":[104],"systematic":[106],"way.":[107],"Both":[108],"given":[117],"target":[118],"by":[120],"considering":[121],"application's":[123],"data":[124,168],"access":[125],"characteristics":[126],"generates":[128],"set":[130],"Pareto-optimal":[132,201],"design":[133,181,196,202],"points":[134,203],"that":[135,166,193],"interesting":[137],"from":[138,178],"power,":[140],"VLSI":[143],"perspective.":[145,186],"To":[146],"best":[148],"our":[150],"knowledge,":[151],"is":[153],"first":[155],"comprehensive":[156],"work":[157],"on":[158,210],"space":[160,197],"at":[162],"level":[165],"integrates":[167],"layout":[169],"system":[176],"objectives":[177],"both":[179],"hardware":[180],"software":[184],"development":[185],"Further":[187],"an":[190],"automatic":[191],"framework":[192],"explores":[194],"identifying":[198],"100's":[199],"within":[204],"few":[206],"hours":[207],"running":[209],"standard":[212],"desktop":[213],"configuration.":[214]},"counts_by_year":[{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}