{"id":"https://openalex.org/W2096130334","doi":"https://doi.org/10.1145/2145694.2145759","title":"Post-silicon debugging targeting electrical errors with patchable controllers (abstract only)","display_name":"Post-silicon debugging targeting electrical errors with patchable controllers (abstract only)","publication_year":2012,"publication_date":"2012-02-22","ids":{"openalex":"https://openalex.org/W2096130334","doi":"https://doi.org/10.1145/2145694.2145759","mag":"2096130334"},"language":"en","primary_location":{"id":"doi:10.1145/2145694.2145759","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2145694.2145759","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027837299","display_name":"Masahiro Fujita","orcid":"https://orcid.org/0000-0002-6516-4175"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masahiro Fujita","raw_affiliation_strings":["University of Tokyo, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073098982","display_name":"Hiroaki Yoshida","orcid":"https://orcid.org/0000-0002-5370-7451"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroaki Yoshida","raw_affiliation_strings":["University of Tokyo, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I74801974"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"271","last_page":"271"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.83111572265625},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7151907682418823},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.5009002685546875},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.48497533798217773},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4589169919490814},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4517579972743988},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4513690173625946},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.43545955419540405},{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.4243859052658081},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.4242526590824127},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.42384621500968933},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42126885056495667},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4138736128807068},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.33236122131347656},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.28252896666526794},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.25822222232818604},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1511094570159912},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14621075987815857},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.11210474371910095}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.83111572265625},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7151907682418823},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.5009002685546875},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.48497533798217773},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4589169919490814},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4517579972743988},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4513690173625946},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.43545955419540405},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.4243859052658081},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.4242526590824127},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.42384621500968933},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42126885056495667},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4138736128807068},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.33236122131347656},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.28252896666526794},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.25822222232818604},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1511094570159912},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14621075987815857},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.11210474371910095}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2145694.2145759","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2145694.2145759","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5299999713897705,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1567363020","https://openalex.org/W1964471912","https://openalex.org/W2052945447","https://openalex.org/W2106883354","https://openalex.org/W2109876904","https://openalex.org/W2136262589","https://openalex.org/W2493328864"],"related_works":["https://openalex.org/W2804025759","https://openalex.org/W2613207706","https://openalex.org/W2850293877","https://openalex.org/W2923293435","https://openalex.org/W2102101196","https://openalex.org/W2119748374","https://openalex.org/W2114514951","https://openalex.org/W2165601350","https://openalex.org/W1603782859","https://openalex.org/W1972393920"],"abstract_inverted_index":{"Due":[0],"to":[1,43,56,60,149,210],"continuous":[2],"increase":[3],"of":[4,37,70,87,94,143,158,196],"design":[5],"complexity":[6],"in":[7,39,68,91,114,129,145],"SoC":[8],"development,":[9],"the":[10,45,141,191,194,203,211],"time":[11,46],"required":[12],"for":[13,21,47,63,96,100],"post-silicon":[14,48,97],"verification":[15,49],"and":[16,24,29,50,103,206,214],"debugging":[17,98],"keeps":[18],"increasing":[19],"especially":[20,67],"electrical":[22,101,172,179,219],"errors":[23,102,180],"subtle":[25],"corner":[26,104],"case":[27,105],"bugs,":[28],"it":[30],"is":[31,41,59,170],"now":[32],"understood":[33],"that":[34,178],"some":[35],"sort":[36],"programmability":[38,90],"silicon":[40],"essential":[42],"reduce":[44],"debugging.":[51],"Although":[52],"an":[53,184],"easiest":[54],"way":[55,148],"achieve":[57],"this":[58],"use":[61,86],"FPGA":[62],"entire":[64],"circuits,":[65],"performance":[66],"terms":[69],"power":[71,207],"efficiency":[72],"compared":[73],"with":[74,111,119,222],"pure":[75],"hardwired":[76],"logic":[77,136,164,213],"may":[78],"be":[79,187],"significantly":[80],"inferior.":[81],"Here,":[82],"we":[83,137,201],"discuss":[84,202],"partial":[85],"such":[88,146],"in-field":[89,124],"control":[92,131],"parts":[93],"circuits":[95,144],"processes":[99],"logical":[106],"bugs.":[107],"Our":[108,162],"method":[109],"deals":[110],"RTL":[112],"designs":[113],"FSMD":[115],"(Finite":[116],"State":[117],"Machine":[118],"Datapath)":[120],"by":[121,189],"adding":[122],"partially":[123],"programmability,":[125],"called":[126],"\"patch":[127],"logic\",":[128],"their":[130],"parts.":[132],"With":[133],"our":[134],"patch":[135,163,212],"can":[138,165,186],"dynamically":[139],"change":[140],"behaviors":[142],"a":[147],"trace":[150],"state":[151],"transition":[152],"sequences":[153],"as":[154,156],"well":[155],"values":[157,160],"internal":[159],"periodically.":[161,176],"also":[166,215],"check":[167],"if":[168],"there":[169],"any":[171],"error":[173,185,220],"or":[174],"not":[175],"Assuming":[177],"occur":[181],"very":[182],"infrequently,":[183],"detected":[188],"comparing":[190],"equivalence":[192],"on":[193,218],"results":[195,217],"duplicated":[197,223],"computations.":[198,224],"Through":[199],"experiments":[200],"area,":[204],"timing,":[205],"overhead":[208],"due":[209],"show":[216],"detection":[221]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}