{"id":"https://openalex.org/W2050591042","doi":"https://doi.org/10.1145/2145694.2145757","title":"Operation scheduling and architecture co-synthesis for energy-efficient dataflow computations on FPGAs (abstract only)","display_name":"Operation scheduling and architecture co-synthesis for energy-efficient dataflow computations on FPGAs (abstract only)","publication_year":2012,"publication_date":"2012-02-22","ids":{"openalex":"https://openalex.org/W2050591042","doi":"https://doi.org/10.1145/2145694.2145757","mag":"2050591042"},"language":"en","primary_location":{"id":"doi:10.1145/2145694.2145757","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2145694.2145757","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037721813","display_name":"Colin Yu Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]},{"id":"https://openalex.org/I889458895","display_name":"University of Hong Kong","ror":"https://ror.org/02zhqgq86","country_code":"HK","type":"education","lineage":["https://openalex.org/I889458895"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Colin Yu Lin","raw_affiliation_strings":["The University of Hong Kong, Hong Kong, Hong Kong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Hong Kong, Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I177725633","https://openalex.org/I889458895"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072120057","display_name":"Ngai Wong","orcid":"https://orcid.org/0000-0002-3026-0108"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]},{"id":"https://openalex.org/I889458895","display_name":"University of Hong Kong","ror":"https://ror.org/02zhqgq86","country_code":"HK","type":"education","lineage":["https://openalex.org/I889458895"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Ngai Wong","raw_affiliation_strings":["The University of Hong Kong, Hong Kong, Hong Kong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Hong Kong, Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I177725633","https://openalex.org/I889458895"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020581824","display_name":"Hayden Kwok\u2010Hay So","orcid":"https://orcid.org/0000-0002-6514-0237"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]},{"id":"https://openalex.org/I889458895","display_name":"University of Hong Kong","ror":"https://ror.org/02zhqgq86","country_code":"HK","type":"education","lineage":["https://openalex.org/I889458895"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Hayden Kwok-Hay So","raw_affiliation_strings":["The University of Hong Kong, Hong Kong, Hong Kong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Hong Kong, Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I177725633","https://openalex.org/I889458895"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.12032239,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":"27","issue":null,"first_page":"270","last_page":"270"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.9274711012840271},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7969211935997009},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6575931906700134},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6285387873649597},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.6179972290992737},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5947569608688354},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5654166340827942},{"id":"https://openalex.org/keywords/dataflow-architecture","display_name":"Dataflow architecture","score":0.5453233122825623},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5092951059341431},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5037779211997986},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.49442362785339355},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.49297666549682617},{"id":"https://openalex.org/keywords/compile-time","display_name":"Compile time","score":0.45697343349456787},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.428015798330307},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41277700662612915},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.36732304096221924},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3481593132019043},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.13440239429473877},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08657011389732361}],"concepts":[{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.9274711012840271},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7969211935997009},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6575931906700134},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6285387873649597},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.6179972290992737},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5947569608688354},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5654166340827942},{"id":"https://openalex.org/C176727019","wikidata":"https://www.wikidata.org/wiki/Q1172415","display_name":"Dataflow architecture","level":3,"score":0.5453233122825623},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5092951059341431},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5037779211997986},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.49442362785339355},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.49297666549682617},{"id":"https://openalex.org/C200833197","wikidata":"https://www.wikidata.org/wiki/Q333707","display_name":"Compile time","level":3,"score":0.45697343349456787},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.428015798330307},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41277700662612915},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.36732304096221924},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3481593132019043},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.13440239429473877},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08657011389732361},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2145694.2145757","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2145694.2145757","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2019388247","https://openalex.org/W2122867301","https://openalex.org/W2143714984","https://openalex.org/W2160126455"],"related_works":["https://openalex.org/W2032571270","https://openalex.org/W4388501905","https://openalex.org/W2018965686","https://openalex.org/W2248318825","https://openalex.org/W1533244915","https://openalex.org/W1931376724","https://openalex.org/W2152943298","https://openalex.org/W2904270635","https://openalex.org/W2052545069","https://openalex.org/W4230586735"],"abstract_inverted_index":{"Compiling":[0],"high-level":[1,183],"user":[2],"applications":[3],"for":[4,109],"execution":[5,31],"on":[6,62,70,75,105],"FPGAs":[7],"often":[8],"involves":[9],"synthesizing":[10],"dataflow":[11,35],"graphs":[12,36],"beyond":[13],"the":[14,17,30,33,51,56,63,67,71,76,79,84,93,97,114,126,136,161,165,195],"size":[15],"of":[16,32,40,55,66,78,128,163,171,180],"available":[18],"on-chip":[19],"computational":[20],"resources.":[21],"One":[22],"way":[23],"to":[24,134,151,160,176,193],"address":[25],"this":[26,49],"is":[27,174,191],"by":[28,125,139],"folding":[29],"given":[34],"onto":[37],"an":[38],"array":[39,81,132],"directly":[41],"connected":[42],"simple":[43],"configurable":[44],"processing":[45],"elements":[46],"(CPEs).":[47],"Under":[48],"scenario,":[50],"performance":[52],"and":[53,96,198],"energy-efficiency":[54,122],"resulting":[57],"system":[58],"depends":[59],"not":[60],"only":[61],"mapping":[64],"schedule":[65,197],"compute":[68],"operations":[69],"CPEs,":[72],"but":[73],"also":[74],"topology":[77,102],"interconnect":[80,100,143],"that":[82],"connects":[83],"CPEs.":[85,137],"This":[86],"paper":[87],"presents":[88],"a":[89,106,147,181],"framework":[90,173],"in":[91,121,154],"which":[92],"operation":[94],"scheduler":[95],"underlying":[98],"CPE":[99],"network":[101],"are":[103],"co-optimized":[104],"per-application":[107],"basis":[108],"energy-efficient":[110],"FPGA":[111,184],"computation.":[112],"Given":[113],"same":[115],"application,":[116],"more":[117],"than":[118],"2.5x":[119],"difference":[120],"was":[123,156],"achievable":[124,157],"use":[127,162,170],"different":[129],"common":[130],"regular":[131,167],"topologies":[133,144],"connect":[135],"Moreover,":[138],"using":[140],"irregular":[141],"application-specific":[142],"derived":[145],"from":[146],"genetic":[148],"algorithm,":[149],"up":[150],"50%":[152],"improvement":[153],"energy-delay-product":[155],"when":[158],"compared":[159],"even":[164],"best":[166],"topology.":[168,199],"The":[169],"such":[172],"anticipated":[175],"serve":[177],"as":[178],"part":[179],"rapid":[182],"application":[185],"compiler":[186],"since":[187],"minimum":[188],"hardware":[189],"place-and-route":[190],"needed":[192],"generate":[194],"optimal":[196]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}