{"id":"https://openalex.org/W2040623230","doi":"https://doi.org/10.1145/2145694.2145749","title":"Thermal-aware logic block placement for 3D FPGAs considering lateral heat dissipation (abstract only)","display_name":"Thermal-aware logic block placement for 3D FPGAs considering lateral heat dissipation (abstract only)","publication_year":2012,"publication_date":"2012-02-22","ids":{"openalex":"https://openalex.org/W2040623230","doi":"https://doi.org/10.1145/2145694.2145749","mag":"2040623230"},"language":"en","primary_location":{"id":"doi:10.1145/2145694.2145749","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2145694.2145749","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5107969989","display_name":"Juinn-Dar Huang","orcid":"https://orcid.org/0000-0001-5961-7863"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Juinn-Dar Huang","raw_affiliation_strings":["National Chiao Tung University, Hsinchu, Taiwan Roc","National Chiao Tung University , Hsinchu, Taiwan, ROC"],"affiliations":[{"raw_affiliation_string":"National Chiao Tung University, Hsinchu, Taiwan Roc","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"National Chiao Tung University , Hsinchu, Taiwan, ROC","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045821629","display_name":"Ya-Shih Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ya-Shih Huang","raw_affiliation_strings":["National Chiao Tung University, Hsinchu, Taiwan Roc","National Chiao Tung University , Hsinchu, Taiwan, ROC"],"affiliations":[{"raw_affiliation_string":"National Chiao Tung University, Hsinchu, Taiwan Roc","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"National Chiao Tung University , Hsinchu, Taiwan, ROC","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055971484","display_name":"Mi-Yu Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Mi-Yu Hsu","raw_affiliation_strings":["National Chiao Tung University, Hsinchu, Taiwan Roc","National Chiao Tung University , Hsinchu, Taiwan, ROC"],"affiliations":[{"raw_affiliation_string":"National Chiao Tung University, Hsinchu, Taiwan Roc","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"National Chiao Tung University , Hsinchu, Taiwan, ROC","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073131166","display_name":"Han-Yuan Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Han-Yuan Chang","raw_affiliation_strings":["National Chiao Tung University, Hsinchu, Taiwan Roc","National Chiao Tung University , Hsinchu, Taiwan, ROC"],"affiliations":[{"raw_affiliation_string":"National Chiao Tung University, Hsinchu, Taiwan Roc","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"National Chiao Tung University , Hsinchu, Taiwan, ROC","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5107969989"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.10346874,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"268","last_page":"268"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7206181287765503},{"id":"https://openalex.org/keywords/thermal-management-of-electronic-devices-and-systems","display_name":"Thermal management of electronic devices and systems","score":0.6622454524040222},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.654852032661438},{"id":"https://openalex.org/keywords/thermal","display_name":"Thermal","score":0.58827805519104},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5729511976242065},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.5585362911224365},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.5329597592353821},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5300906300544739},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.4397010803222656},{"id":"https://openalex.org/keywords/focus","display_name":"Focus (optics)","score":0.4242463707923889},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.4169897735118866},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35195180773735046},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.33045876026153564},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.29522693157196045},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.28421324491500854},{"id":"https://openalex.org/keywords/mechanical-engineering","display_name":"Mechanical engineering","score":0.18368342518806458},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.17264309525489807},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.1628633737564087},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14237052202224731},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13954618573188782},{"id":"https://openalex.org/keywords/geometry","display_name":"Geometry","score":0.08000156283378601},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.07603853940963745}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7206181287765503},{"id":"https://openalex.org/C114834414","wikidata":"https://www.wikidata.org/wiki/Q15477170","display_name":"Thermal management of electronic devices and systems","level":2,"score":0.6622454524040222},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.654852032661438},{"id":"https://openalex.org/C204530211","wikidata":"https://www.wikidata.org/wiki/Q752823","display_name":"Thermal","level":2,"score":0.58827805519104},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5729511976242065},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.5585362911224365},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.5329597592353821},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5300906300544739},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.4397010803222656},{"id":"https://openalex.org/C192209626","wikidata":"https://www.wikidata.org/wiki/Q190909","display_name":"Focus (optics)","level":2,"score":0.4242463707923889},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.4169897735118866},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35195180773735046},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.33045876026153564},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.29522693157196045},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28421324491500854},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.18368342518806458},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.17264309525489807},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.1628633737564087},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14237052202224731},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13954618573188782},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.08000156283378601},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.07603853940963745},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C153294291","wikidata":"https://www.wikidata.org/wiki/Q25261","display_name":"Meteorology","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2145694.2145749","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2145694.2145749","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1541633348","https://openalex.org/W1666750238","https://openalex.org/W1987131925","https://openalex.org/W2027335372","https://openalex.org/W2071003187","https://openalex.org/W2075942097","https://openalex.org/W2079014682","https://openalex.org/W2095841863","https://openalex.org/W2115893652","https://openalex.org/W2127664190","https://openalex.org/W2129960401","https://openalex.org/W2130418369","https://openalex.org/W2131861972","https://openalex.org/W2135511173","https://openalex.org/W2135711872","https://openalex.org/W2144149750","https://openalex.org/W2147890024","https://openalex.org/W2152165066","https://openalex.org/W2156617155","https://openalex.org/W2167700307","https://openalex.org/W2170034300","https://openalex.org/W2188342053","https://openalex.org/W2536066754","https://openalex.org/W2540437384","https://openalex.org/W6679851641"],"related_works":["https://openalex.org/W2014521732","https://openalex.org/W3012528295","https://openalex.org/W2786493094","https://openalex.org/W2024574431","https://openalex.org/W2387100797","https://openalex.org/W4399621287","https://openalex.org/W2040623230","https://openalex.org/W3001671786","https://openalex.org/W2787072969","https://openalex.org/W3183044703"],"abstract_inverted_index":{"Three-dimensional":[0],"(3D)":[1],"integration":[2],"is":[3,31,112],"an":[4],"attractive":[5],"and":[6,34,71,99,123,147,155,177],"promising":[7],"technology":[8],"to":[9,138],"keep":[10],"Moore's":[11],"Law":[12],"alive,":[13],"whereas":[14],"the":[15,66,117,170],"thermal":[16,29,63,105],"issue":[17],"also":[18,72],"presents":[19],"a":[20,52,60,132,135,163],"critical":[21],"challenge":[22],"for":[23,65,93,186],"3D":[24,67,94,136],"integrated":[25],"circuits.":[26],"Meanwhile,":[27],"accurate":[28],"analysis":[30,111],"very":[32],"time-consuming":[33],"thus":[35],"can":[36,79],"hardly":[37],"be":[38,82],"incorporated":[39],"into":[40,121],"most":[41],"of":[42,108,172],"placement":[43,91,166,189],"algorithms":[44,92],"generally":[45],"performing":[46],"numerous":[47],"iterative":[48],"refinement":[49],"steps.":[50],"As":[51],"consequence,":[53],"in":[54,102,134,152,158,175],"this":[55],"paper,":[56],"we":[57,86],"first":[58],"present":[59],"fine-grained":[61],"grid-based":[62],"model":[64],"regular":[68],"FPGA":[69,137],"architecture":[70],"highlight":[73],"that":[74,145],"lateral":[75,118],"heat":[76,119,127],"dissipation":[77,120],"paths":[78],"no":[80],"longer":[81],"assumed":[83],"negligible.":[84],"Then":[85],"propose":[87],"two":[88],"fast":[89],"thermal-aware":[90,188],"FPGAs,":[95],"Standard":[96],"Deviation":[97],"(SD)":[98],"MineSweeper":[100],"(MS),":[101],"which":[103],"rapid":[104],"evaluation":[106],"instead":[107],"slow":[109],"detailed":[110],"utilized.":[113],"Moreover,":[114,179],"both":[115],"take":[116],"consideration":[122],"focus":[124],"on":[125],"distributing":[126],"sources":[128],"more":[129,184],"evenly":[130],"within":[131],"layer":[133],"avoid":[139],"creating":[140],"hotspots.":[141],"Experimental":[142],"results":[143],"show":[144],"SD":[146],"MS":[148,180],"achieve":[149],"12.1%/7.6%":[150],"reduction":[151],"maximum":[153],"temperature":[154,159],"82%/56%":[156],"improvement":[157],"deviation":[160],"compared":[161],"with":[162],"classical":[164],"thermal-unaware":[165],"method":[167],"only":[168],"at":[169],"cost":[171],"minor":[173],"increase":[174],"wirelength":[176],"delay.":[178],"merely":[181],"consumes":[182],"4%":[183],"runtime":[185],"producing":[187],"solutions.":[190]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}