{"id":"https://openalex.org/W1971679152","doi":"https://doi.org/10.1145/2145694.2145738","title":"Reducing the cost of floating-point mantissa alignment and normalization in FPGAs","display_name":"Reducing the cost of floating-point mantissa alignment and normalization in FPGAs","publication_year":2012,"publication_date":"2012-02-22","ids":{"openalex":"https://openalex.org/W1971679152","doi":"https://doi.org/10.1145/2145694.2145738","mag":"1971679152"},"language":"en","primary_location":{"id":"doi:10.1145/2145694.2145738","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2145694.2145738","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068428043","display_name":"Yehdhih Ould Mohammed Moctar","orcid":null},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yehdhih Ould Mohammed Moctar","raw_affiliation_strings":["University of California, Riverside, Riverside, CA, USA","University of California, RIverside, Riverside, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Riverside, Riverside, CA, USA","institution_ids":["https://openalex.org/I103635307"]},{"raw_affiliation_string":"University of California, RIverside, Riverside, CA, USA","institution_ids":["https://openalex.org/I103635307"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012088918","display_name":"Nithin V. George","orcid":"https://orcid.org/0000-0002-7131-7238"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Nithin George","raw_affiliation_strings":["Ecole Polytechnique Federale de Lausanne, Lausanne, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique Federale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034231760","display_name":"Hadi Parandeh-Afshar","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Hadi Parandeh-Afshar","raw_affiliation_strings":["Ecole Polytechnique Federale de Lausanne, Lausanne, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique Federale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020575991","display_name":"Paolo Ienne","orcid":"https://orcid.org/0000-0002-6142-7345"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Paolo Ienne","raw_affiliation_strings":["Ecole Polytechnique Federale de Lausanne, Lausanne, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique Federale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071113717","display_name":"Guy Lemieux","orcid":"https://orcid.org/0000-0002-7924-8695"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Guy G.F. Lemieux","raw_affiliation_strings":["University of British Columbia, Vancouver, BC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011244614","display_name":"Philip Brisk","orcid":"https://orcid.org/0000-0003-0083-9781"},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Philip Brisk","raw_affiliation_strings":["University of California, Riverside, Riverside, CA, USA","University of California, RIverside, Riverside, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Riverside, Riverside, CA, USA","institution_ids":["https://openalex.org/I103635307"]},{"raw_affiliation_string":"University of California, RIverside, Riverside, CA, USA","institution_ids":["https://openalex.org/I103635307"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.499,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.83164921,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"255","last_page":"264"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.9290968179702759},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7609243392944336},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6595306396484375},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5488357543945312},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.4974985420703888},{"id":"https://openalex.org/keywords/normalization","display_name":"Normalization (sociology)","score":0.4605203866958618},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41284406185150146},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.41213107109069824},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4050832688808441},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39262858033180237},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11707186698913574},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11375576257705688}],"concepts":[{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.9290968179702759},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7609243392944336},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6595306396484375},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5488357543945312},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.4974985420703888},{"id":"https://openalex.org/C136886441","wikidata":"https://www.wikidata.org/wiki/Q926129","display_name":"Normalization (sociology)","level":2,"score":0.4605203866958618},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41284406185150146},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.41213107109069824},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4050832688808441},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39262858033180237},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11707186698913574},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11375576257705688},{"id":"https://openalex.org/C144024400","wikidata":"https://www.wikidata.org/wiki/Q21201","display_name":"Sociology","level":0,"score":0.0},{"id":"https://openalex.org/C19165224","wikidata":"https://www.wikidata.org/wiki/Q23404","display_name":"Anthropology","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/2145694.2145738","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2145694.2145738","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:escholarship.org/ark:/13030/qt5xq9n8tq","is_oa":false,"landing_page_url":"https://escholarship.org/uc/item/5xq9n8tq","pdf_url":null,"source":{"id":"https://openalex.org/S4306400115","display_name":"eScholarship (California Digital Library)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2801248553","host_organization_name":"California Digital Library","host_organization_lineage":["https://openalex.org/I2801248553"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"article"},{"id":"pmh:qt5xq9n8tq","is_oa":false,"landing_page_url":"http://www.escholarship.org/uc/item/5xq9n8tq","pdf_url":null,"source":{"id":"https://openalex.org/S4306400115","display_name":"eScholarship (California Digital Library)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2801248553","host_organization_name":"California Digital Library","host_organization_lineage":["https://openalex.org/I2801248553"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Moctar, YOM; George, N; Parandeh-Afshar, H; Ienne, P; Lemieux, GGF; & Brisk, P. Compton, K; & Hutchings, BL eds. (2012). Reducing the cost of floating-point mantissa alignment and normalization in FPGAs.. FPGA, 255 - 264. doi: 10.1145/2145694.2145738. UC Riverside: Retrieved from: http://www.escholarship.org/uc/item/5xq9n8tq","raw_type":"article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1920255781","https://openalex.org/W1974233803","https://openalex.org/W1986507733","https://openalex.org/W2035847677","https://openalex.org/W2040166817","https://openalex.org/W2049548876","https://openalex.org/W2050973642","https://openalex.org/W2072249022","https://openalex.org/W2094806828","https://openalex.org/W2106942255","https://openalex.org/W2111756578","https://openalex.org/W2113645429","https://openalex.org/W2114168079","https://openalex.org/W2120428171","https://openalex.org/W2138840350","https://openalex.org/W2142676556","https://openalex.org/W2143803406","https://openalex.org/W2157618882","https://openalex.org/W2160924760","https://openalex.org/W2166062472","https://openalex.org/W2172234488","https://openalex.org/W2210657320","https://openalex.org/W2275304190"],"related_works":["https://openalex.org/W2258948885","https://openalex.org/W2039899645","https://openalex.org/W2371342700","https://openalex.org/W2327110311","https://openalex.org/W2363059241","https://openalex.org/W3215187042","https://openalex.org/W4233510838","https://openalex.org/W266342242","https://openalex.org/W2100439961","https://openalex.org/W4285261042"],"abstract_inverted_index":{"In":[0,62],"floating-point":[1,87],"datapaths":[2],"synthesized":[3],"on":[4],"FPGAs,":[5,37],"the":[6,46,58,69,73,92,109,150,173],"shifters":[7,85],"that":[8,112,154,169],"perform":[9],"mantissa":[10,88],"alignment":[11,89],"and":[12,90,139],"normalization":[13],"consume":[14],"a":[15,40,78],"disproportionate":[16],"number":[17,42,93],"of":[18,26,43,57,68,77,94,162],"LUTs.":[19,36],"Shifters":[20],"are":[21,52],"implemented":[22],"using":[23],"several":[24],"rows":[25],"small":[27],"multiplexers;":[28],"unfortunately,":[29],"multiplexer-based":[30],"logic":[31],"structures":[32],"map":[33],"poorly":[34],"onto":[35],"meanwhile,":[38],"contain":[39],"large":[41],"multiplexers":[44,71,111],"in":[45,72,80,149,160],"programmable":[47],"routing":[48,70,75,110,123,147],"network;":[49],"these":[50,98,135],"multiplexer":[51,148],"placed":[53],"under":[54],"static":[55],"control":[56],"FPGA's":[59],"configuration":[60],"bitstream.":[61],"this":[63],"work,":[64],"we":[65],"modify":[66,145],"some":[67],"intra-cluster":[74],"network":[76],"CLB":[79],"an":[81],"FPGA":[82],"to":[83,119,144],"implement":[84],"for":[86,97,167],"normalization;":[91],"CLBs":[95],"required":[96],"operations":[99],"is":[100,106,128,137,141,156],"reduced":[101],"by":[102,134],"67%.":[103],"If":[104],"shifting":[105],"not":[107,171],"required,":[108],"have":[113],"been":[114],"modified":[115],"can":[116],"be":[117],"configured":[118],"operate":[120],"as":[121],"normal":[122],"multiplexers,":[124],"so":[125],"no":[126,142,157],"functionality":[127],"sacrificed.":[129],"The":[130],"area":[131],"overhead":[132],"incurred":[133],"modifications":[136],"small,":[138],"there":[140,155],"need":[143],"every":[146],"FPGA.":[151],"Experiments":[152],"show":[153],"negative":[158],"impact":[159],"terms":[161],"clock":[163],"frequency":[164],"or":[165],"routability":[166],"benchmarks":[168],"do":[170],"use":[172],"dynamic":[174],"multiplexers.":[175]},"counts_by_year":[{"year":2023,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}