{"id":"https://openalex.org/W2023900486","doi":"https://doi.org/10.1145/2145694.2145737","title":"A configurable architecture to limit wakeup current in dynamically-controlled power-gated FPGAs","display_name":"A configurable architecture to limit wakeup current in dynamically-controlled power-gated FPGAs","publication_year":2012,"publication_date":"2012-02-22","ids":{"openalex":"https://openalex.org/W2023900486","doi":"https://doi.org/10.1145/2145694.2145737","mag":"2023900486"},"language":"en","primary_location":{"id":"doi:10.1145/2145694.2145737","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2145694.2145737","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016242113","display_name":"Assem A. M. Bsoul","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Assem A.M. Bsoul","raw_affiliation_strings":["University of British Columbia, Vancouver, BC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013246362","display_name":"Steven J. E. Wilton","orcid":"https://orcid.org/0000-0002-1241-6690"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Steven J.E. Wilton","raw_affiliation_strings":["University of British Columbia, Vancouver, BC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I141945490"],"apc_list":null,"apc_paid":null,"fwci":2.4739,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.88875085,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"245","last_page":"254"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7331161499023438},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.7267720699310303},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6700713038444519},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5585631132125854},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5492258071899414},{"id":"https://openalex.org/keywords/voltage-droop","display_name":"Voltage droop","score":0.5255621671676636},{"id":"https://openalex.org/keywords/idle","display_name":"Idle","score":0.4973328411579132},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4416694939136505},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.41325193643569946},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.350510835647583},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24240067601203918},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18337386846542358},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.1147550642490387},{"id":"https://openalex.org/keywords/voltage-source","display_name":"Voltage source","score":0.08595392107963562}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7331161499023438},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.7267720699310303},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6700713038444519},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5585631132125854},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5492258071899414},{"id":"https://openalex.org/C40760162","wikidata":"https://www.wikidata.org/wiki/Q10920295","display_name":"Voltage droop","level":4,"score":0.5255621671676636},{"id":"https://openalex.org/C16320812","wikidata":"https://www.wikidata.org/wiki/Q1812200","display_name":"Idle","level":2,"score":0.4973328411579132},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4416694939136505},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.41325193643569946},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.350510835647583},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24240067601203918},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18337386846542358},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.1147550642490387},{"id":"https://openalex.org/C144655898","wikidata":"https://www.wikidata.org/wiki/Q1161128","display_name":"Voltage source","level":3,"score":0.08595392107963562},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2145694.2145737","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2145694.2145737","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.663.358","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.663.358","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.ubc.ca/%7Eabsoul/papers/bsoul12fpga.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W152792319","https://openalex.org/W1523051745","https://openalex.org/W1582019256","https://openalex.org/W1969223410","https://openalex.org/W2024801288","https://openalex.org/W2041557219","https://openalex.org/W2085253125","https://openalex.org/W2095558812","https://openalex.org/W2108880814","https://openalex.org/W2111859680","https://openalex.org/W2123282679","https://openalex.org/W2123400059","https://openalex.org/W2125288742","https://openalex.org/W2126416778","https://openalex.org/W2131862714","https://openalex.org/W2135277685","https://openalex.org/W2137128428","https://openalex.org/W2137769675","https://openalex.org/W2137978438","https://openalex.org/W2141519923","https://openalex.org/W2156240767"],"related_works":["https://openalex.org/W2523432015","https://openalex.org/W2765340260","https://openalex.org/W2153130273","https://openalex.org/W2076823813","https://openalex.org/W3008686614","https://openalex.org/W3092821848","https://openalex.org/W3201504882","https://openalex.org/W2066397066","https://openalex.org/W4380605435","https://openalex.org/W2015140512"],"abstract_inverted_index":{"A":[0],"dynamically-controlled":[1],"power-gated":[2,85,132],"(DCPG)":[3],"FPGA":[4],"architecture":[5,108,128,171],"has":[6,115],"recently":[7],"been":[8],"proposed":[9,113,156,167],"to":[10,27,96],"reduce":[11],"static":[12],"energy":[13],"dissipation":[14],"during":[15],"idle":[16],"periods.":[17],"During":[18],"a":[19,38,47,91,105,118,123,131,177,197],"power":[20,35,43,152,178,190],"mode":[21],"transition":[22],"from":[23,34],"an":[24],"off":[25],"state":[26],"on":[28,41,137],"state,":[29],"the":[30,42,56,64,67,72,82,140,149,155,162,166,188],"wakeup":[31,75,98,107,141],"current":[32,54,76,142,169],"drawn":[33],"supplies":[36],"causes":[37],"voltage":[39,58],"droop":[40,59],"distribution":[44],"network":[45],"of":[46,63,74,84,154,165,181,199],"device.":[48,68],"If":[49],"not":[50,78,145],"handled":[51],"appropriately,":[52],"this":[53,101],"and":[55,122,151,187],"associated":[57],"could":[60],"cause":[61],"malfunction":[62],"design":[65],"and/or":[66],"In":[69,100],"DCPG":[70,110],"FPGAs,":[71],"amount":[73],"is":[77,94,172,192],"known":[79],"beforehand":[80],"as":[81],"structures":[83],"modules":[86],"are":[87,144],"application":[88],"dependent;":[89],"thus,":[90],"configurable":[92,124],"solution":[93,114],"required":[95],"handle":[97],"current.":[99],"paper":[102],"we":[103],"propose":[104],"programmable":[106],"for":[109,176],"FPGAs.":[111],"The":[112,127],"two":[116],"levels:":[117],"fixed":[119],"intra-region":[120],"level":[121],"inter-region":[125],"level.":[126],"ensures":[129],"that":[130,139,161],"module":[133],"can":[134],"be":[135],"turned":[136],"such":[138],"constraints":[143],"violated.":[146],"We":[147],"study":[148],"area":[150,163],"overheads":[153],"solution.":[157],"Our":[158],"results":[159],"show":[160],"overhead":[164],"inrush":[168],"limiting":[170],"less":[173],"than":[174,194],"2%":[175],"gating":[179],"region":[180,198],"size":[182,200],"3x3":[183],"or":[184],"4x4":[185,201],"tiles,":[186],"leakage":[189],"saved":[191],"more":[193],"85%":[195],"in":[196],"tiles.":[202]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}