{"id":"https://openalex.org/W2091990457","doi":"https://doi.org/10.1145/2145694.2145717","title":"Prototype and evaluation of the CoRAM memory architecture for FPGA-based computing","display_name":"Prototype and evaluation of the CoRAM memory architecture for FPGA-based computing","publication_year":2012,"publication_date":"2012-02-22","ids":{"openalex":"https://openalex.org/W2091990457","doi":"https://doi.org/10.1145/2145694.2145717","mag":"2091990457"},"language":"en","primary_location":{"id":"doi:10.1145/2145694.2145717","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2145694.2145717","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064639991","display_name":"Eric S. Chung","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eric S. Chung","raw_affiliation_strings":["Carnegie Mellon University, Pittsburgh, PA, USA","Carnegie-Mellon University, Pittsburgh, Pa., USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Carnegie-Mellon University, Pittsburgh, Pa., USA#TAB#","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069512237","display_name":"Michael Papamichael","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael K. Papamichael","raw_affiliation_strings":["Carnegie Mellon University, Pittsburgh, PA, USA","Carnegie-Mellon University, Pittsburgh, Pa., USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Carnegie-Mellon University, Pittsburgh, Pa., USA#TAB#","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082282602","display_name":"Gabriel Weisz","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gabriel Weisz","raw_affiliation_strings":["Carnegie Mellon University, Pittsburgh, PA, USA","Carnegie-Mellon University, Pittsburgh, Pa., USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Carnegie-Mellon University, Pittsburgh, Pa., USA#TAB#","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019376179","display_name":"James C. Hoe","orcid":"https://orcid.org/0000-0002-9302-5287"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James C. Hoe","raw_affiliation_strings":["Carnegie Mellon University, Pittsburgh, PA, USA","Carnegie-Mellon University, Pittsburgh, Pa., USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Carnegie-Mellon University, Pittsburgh, Pa., USA#TAB#","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000377660","display_name":"Ken Mai","orcid":"https://orcid.org/0000-0002-9096-8757"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ken Mai","raw_affiliation_strings":["Carnegie Mellon University, Pittsburgh, PA, USA","Carnegie-Mellon University, Pittsburgh, Pa., USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Carnegie-Mellon University, Pittsburgh, Pa., USA#TAB#","institution_ids":["https://openalex.org/I74973139"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I74973139"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"139","last_page":"142"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8170708417892456},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.557844340801239},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5495518445968628},{"id":"https://openalex.org/keywords/software-portability","display_name":"Software portability","score":0.5299186706542969},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.529694139957428},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5266468524932861},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5177885293960571},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4221079647541046},{"id":"https://openalex.org/keywords/computing-with-memory","display_name":"Computing with Memory","score":0.4212599992752075},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.42008769512176514},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.40752819180488586},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.34709739685058594},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.13772597908973694}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8170708417892456},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.557844340801239},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5495518445968628},{"id":"https://openalex.org/C63000827","wikidata":"https://www.wikidata.org/wiki/Q3080428","display_name":"Software portability","level":2,"score":0.5299186706542969},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.529694139957428},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5266468524932861},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5177885293960571},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4221079647541046},{"id":"https://openalex.org/C152890283","wikidata":"https://www.wikidata.org/wiki/Q4129922","display_name":"Computing with Memory","level":5,"score":0.4212599992752075},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.42008769512176514},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.40752819180488586},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.34709739685058594},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.13772597908973694},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2145694.2145717","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2145694.2145717","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.360.7984","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.360.7984","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.cmu.edu/~mpapamic/research/fpga2012_ec.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1976878754","https://openalex.org/W1985856707","https://openalex.org/W2112678088","https://openalex.org/W2153185479"],"related_works":["https://openalex.org/W3180803030","https://openalex.org/W2168550483","https://openalex.org/W3087415768","https://openalex.org/W1970751325","https://openalex.org/W2143690511","https://openalex.org/W3025845664","https://openalex.org/W4281569059","https://openalex.org/W2036525499","https://openalex.org/W2135236335","https://openalex.org/W1591576069"],"abstract_inverted_index":{"The":[0,26,93,131],"CoRAM":[1,32,68,79,105,142,164],"memory":[2,23,33,59,69,106,165],"architecture":[3,34,107,166],"for":[4,17,86,114,151,167],"FPGA-based":[5],"computing":[6],"augments":[7],"traditional":[8],"reconfigurable":[9],"fabric":[10],"with":[11,21,141],"a":[12,52,73,78,100],"natural":[13],"and":[14,24,47,123,171,177],"effective":[15],"way":[16],"applications":[18,117,158],"to":[19,56,119,159,180],"interact":[20],"off-chip":[22],"I/O.":[25],"two":[27],"central":[28],"tenets":[29],"of":[30,40,51,66,77,95,103,147,162,169],"the":[31,37,49,64,67,104,120,128,145,163],"are":[35],"(1)":[36],"deliberate":[38],"separation":[39],"concerns":[41],"between":[42],"computation":[43],"versus":[44],"data":[45,152],"marshalling":[46],"(2)":[48],"use":[50],"multithreaded":[53],"software":[54],"abstraction":[55],"replace":[57],"FSM-based":[58],"control":[60],"logic.":[61],"To":[62],"evaluate":[63],"viability":[65],"architecture,":[70],"we":[71],"developed":[72],"full":[74],"RTL":[75],"implementation":[76],"microarchitecture":[80],"instance":[81],"that":[82,99,135],"can":[83,111,154],"be":[84,112],"synthesized":[85],"standard":[87],"cells":[88],"or":[89],"emulated":[90],"on":[91,108,184],"FPGAs.":[92,186],"results":[94,132],"our":[96],"evaluation":[97],"show":[98,134],"soft":[101,129],"emulation":[102],"current":[109],"FPGAs":[110],"impractical":[113],"memory-intensive,":[115],"large-scale":[116],"due":[118],"high":[121],"performance":[122,176],"area":[124],"penalties":[125],"incurred":[126],"by":[127],"mechanisms.":[130],"further":[133],"in":[136,143],"an":[137],"envisioned":[138],"FPGA":[139],"built":[140],"mind,":[144],"introduction":[146],"hard":[148],"macro":[149],"blocks":[150],"distribution":[153],"mitigate":[155],"these":[156],"inefficiencies---allowing":[157],"take":[160],"advantage":[161],"ease":[168],"programmability":[170],"portability":[172],"while":[173],"still":[174],"enjoying":[175],"efficiency":[178],"comparable":[179],"RTL-level":[181],"application":[182],"development":[183],"conventional":[185]},"counts_by_year":[{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":4}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}