{"id":"https://openalex.org/W2138383740","doi":"https://doi.org/10.1145/2145694.2145708","title":"The VTR project","display_name":"The VTR project","publication_year":2012,"publication_date":"2012-02-22","ids":{"openalex":"https://openalex.org/W2138383740","doi":"https://doi.org/10.1145/2145694.2145708","mag":"2138383740"},"language":"en","primary_location":{"id":"doi:10.1145/2145694.2145708","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2145694.2145708","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090184149","display_name":"Jonathan Rose","orcid":"https://orcid.org/0000-0002-3551-2175"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Jonathan Rose","raw_affiliation_strings":["University of Toronto, Toronto, ON, Canada","University of Toronto, Toronto, On, Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"University of Toronto, Toronto, On, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060132254","display_name":"Jason Luu","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jason Luu","raw_affiliation_strings":["University of Toronto, Toronto, ON, Canada","University of Toronto, Toronto, On, Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"University of Toronto, Toronto, On, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102737997","display_name":"Chi Wai Yu","orcid":"https://orcid.org/0000-0002-3900-838X"},"institutions":[{"id":"https://openalex.org/I168719708","display_name":"City University of Hong Kong","ror":"https://ror.org/03q8dnn23","country_code":"HK","type":"education","lineage":["https://openalex.org/I168719708"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Chi Wai Yu","raw_affiliation_strings":["City University of Hong Kong, Hong Kong, China","City University of Hong Kong, Hong kong, China"],"affiliations":[{"raw_affiliation_string":"City University of Hong Kong, Hong Kong, China","institution_ids":["https://openalex.org/I168719708"]},{"raw_affiliation_string":"City University of Hong Kong, Hong kong, China","institution_ids":["https://openalex.org/I168719708"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087100904","display_name":"Opal Densmore","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Opal Densmore","raw_affiliation_strings":["University of Toronto, Toronto, ON, Canada","University of Toronto, Toronto, On, Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"University of Toronto, Toronto, On, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006132600","display_name":"Jeffrey Goeders","orcid":"https://orcid.org/0000-0002-9822-6926"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jeffrey Goeders","raw_affiliation_strings":["University of British Columbia, Vancouver, BC, Canada"],"affiliations":[{"raw_affiliation_string":"University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089588659","display_name":"Andrew Somerville","orcid":null},"institutions":[{"id":"https://openalex.org/I106938459","display_name":"University of New Brunswick","ror":"https://ror.org/05nkf0n29","country_code":"CA","type":"education","lineage":["https://openalex.org/I106938459"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Andrew Somerville","raw_affiliation_strings":["University of New Brunswick, Fredericton, NB, Canada","University of New Brunswick, Fredericton, NB, CANADA"],"affiliations":[{"raw_affiliation_string":"University of New Brunswick, Fredericton, NB, Canada","institution_ids":["https://openalex.org/I106938459"]},{"raw_affiliation_string":"University of New Brunswick, Fredericton, NB, CANADA","institution_ids":["https://openalex.org/I106938459"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067605823","display_name":"Kenneth B. Kent","orcid":"https://orcid.org/0000-0003-2764-823X"},"institutions":[{"id":"https://openalex.org/I106938459","display_name":"University of New Brunswick","ror":"https://ror.org/05nkf0n29","country_code":"CA","type":"education","lineage":["https://openalex.org/I106938459"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Kenneth B. Kent","raw_affiliation_strings":["University of New Brunswick, Fredericton, NB, Canada","University of New Brunswick, Fredericton, NB, CANADA"],"affiliations":[{"raw_affiliation_string":"University of New Brunswick, Fredericton, NB, Canada","institution_ids":["https://openalex.org/I106938459"]},{"raw_affiliation_string":"University of New Brunswick, Fredericton, NB, CANADA","institution_ids":["https://openalex.org/I106938459"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002356859","display_name":"Peter Jamieson","orcid":"https://orcid.org/0000-0002-3741-0201"},"institutions":[{"id":"https://openalex.org/I83328450","display_name":"Miami University","ror":"https://ror.org/05nbqxr67","country_code":"US","type":"education","lineage":["https://openalex.org/I83328450"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peter Jamieson","raw_affiliation_strings":["Miami University, Miami, OH, USA"],"affiliations":[{"raw_affiliation_string":"Miami University, Miami, OH, USA","institution_ids":["https://openalex.org/I83328450"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102812429","display_name":"Jason H. Anderson","orcid":"https://orcid.org/0000-0001-9083-6853"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jason Anderson","raw_affiliation_strings":["University of Toronto, Toronto, ON, Canada","University of Toronto, Toronto, On, Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"University of Toronto, Toronto, On, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5090184149"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":40.1093,"has_fulltext":false,"cited_by_count":260,"citation_normalized_percentile":{"value":0.99945731,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"77","last_page":"86"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8030432462692261},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7887160778045654},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7079081535339355},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6594796776771545},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6315321922302246},{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.6145550608634949},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5739454627037048},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5600096583366394},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.5448266863822937},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5126292109489441},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.49297451972961426},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4455808997154236},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4412466883659363},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.42894014716148376},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.42564791440963745},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.41004762053489685},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2595940828323364},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12458601593971252},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08958137035369873},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08945250511169434}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8030432462692261},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7887160778045654},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7079081535339355},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6594796776771545},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6315321922302246},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.6145550608634949},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5739454627037048},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5600096583366394},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.5448266863822937},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5126292109489441},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.49297451972961426},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4455808997154236},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4412466883659363},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.42894014716148376},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.42564791440963745},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.41004762053489685},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2595940828323364},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12458601593971252},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08958137035369873},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08945250511169434},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2145694.2145708","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2145694.2145708","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5199999809265137,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1493629500","https://openalex.org/W1522950391","https://openalex.org/W1523051745","https://openalex.org/W1719300925","https://openalex.org/W2002641171","https://openalex.org/W2043510289","https://openalex.org/W2065034362","https://openalex.org/W2094056072","https://openalex.org/W2101874826","https://openalex.org/W2104606487","https://openalex.org/W2106290133","https://openalex.org/W2111756578","https://openalex.org/W2118988958","https://openalex.org/W2120577120","https://openalex.org/W2126814059","https://openalex.org/W2135436831","https://openalex.org/W2138515016","https://openalex.org/W2142676556","https://openalex.org/W2149239312","https://openalex.org/W2151614223","https://openalex.org/W2155316178","https://openalex.org/W2161640626","https://openalex.org/W2161942462","https://openalex.org/W2164340799","https://openalex.org/W2168493238","https://openalex.org/W2172234488","https://openalex.org/W2275304190","https://openalex.org/W2416121487","https://openalex.org/W2540066750","https://openalex.org/W6680085284"],"related_works":["https://openalex.org/W2111408175","https://openalex.org/W1492116303","https://openalex.org/W1843355381","https://openalex.org/W2069295582","https://openalex.org/W2005854230","https://openalex.org/W1986121963","https://openalex.org/W2366556084","https://openalex.org/W2168113051","https://openalex.org/W90186386","https://openalex.org/W2543290882"],"abstract_inverted_index":{"To":[0],"facilitate":[1],"the":[2,47,101,117,176,188,192,241,244,273],"development":[3],"of":[4,66,88,107,128,191,225,233,243],"future":[5],"FPGA":[6,39],"architectures":[7],"and":[8,16,52,56,69,104,140,148,153,181,198,209,259],"CAD":[9],"tools":[10],"--":[11,19],"both":[12],"embedded":[13],"programmable":[14],"fabrics":[15],"pure-play":[17],"FPGAs":[18],"there":[20],"is":[21,124,168,184,200],"a":[22,25,60,114,125,159,223,231,253,263],"need":[23],"for":[24,137,145,150,179],"large":[26,227],"scale,":[27],"publicly":[28],"available":[29],"software":[30,76],"suite":[31,232],"that":[32,165,268],"can":[33],"synthesize":[34],"circuits":[35,42,229],"into":[36],"easily-described":[37],"hypothetical":[38],"architectures.":[40],"These":[41],"should":[43],"be":[44,96],"captured":[45],"at":[46,84,175],"HDL":[48,236],"level,":[49],"or":[50],"higher,":[51],"pass":[53],"through":[54],"logical":[55],"physical":[57,151],"synthesis.":[58],"Such":[59],"tool":[61],"must":[62],"provide":[63],"detailed":[64],"modelling":[65],"area,":[67],"performance":[68],"energy":[70],"to":[71,80,111,119,162,186,213,230,250,271],"enable":[72],"architecture":[73],"exploration.":[74],"As":[75],"flows":[77],"themselves":[78],"evolve":[79],"permit":[81],"design":[82],"capture":[83],"ever":[85],"higher":[86],"levels":[87],"abstraction,":[89],"this":[90],"downstream":[91],"full-implementation":[92],"flow":[93,115,246],"will":[94],"always":[95],"required.":[97],"This":[98],"paper":[99],"describes":[100],"current":[102],"status":[103],"new":[105,211,245],"release":[106,206],"an":[108,257],"ongoing":[109],"effort":[110,267],"create":[112],"such":[113],"-":[116],"'Verilog":[118],"Routing'":[120],"(VTR)":[121],"project,":[122],"which":[123],"broad":[126],"collaboration":[127],"researchers.":[129],"There":[130],"are":[131],"three":[132],"core":[133],"tools:":[134],"ODIN":[135,155],"II":[136,156],"Verilog":[138,235],"Elaboration":[139],"front-end":[141],"hard-block":[142],"synthesis,":[143,147],"ABC":[144,183],"logic":[146,190,216],"VPR":[149],"synthesis":[152,174],"analysis.":[154],"now":[157,201],"has":[158],"simulation":[160],"capability":[161,212],"help":[163,251],"verify":[164],"its":[166],"output":[167],"correct,":[169],"as":[170,172],"well":[171],"specialized":[173],"elaboration":[177],"step":[178],"multipliers":[180],"memories.":[182],"used":[185],"optimize":[187],"'soft'":[189],"FPGA.":[193],"The":[194],"VPR-based":[195],"packing,":[196],"placement":[197],"routing":[199],"fully":[202],"timing-driven":[203],"(the":[204],"previous":[205],"was":[207,269],"not)":[208],"includes":[210],"target":[214],"complex":[215],"blocks.":[217],"In":[218],"addition":[219],"we":[220,239],"have":[221],"added":[222],"set":[224],"four":[226],"benchmark":[228],"previously-released":[234],"circuits.":[237],"Finally,":[238],"illustrate":[240],"use":[242],"by":[247],"using":[248],"it":[249,261],"architect":[252],"floating-point":[254],"unit":[255],"in":[256],"FPGA,":[258],"contrast":[260],"with":[262],"prior,":[264],"much":[265],"longer":[266],"required":[270],"do":[272],"same":[274],"thing.":[275]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":6},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":13},{"year":2020,"cited_by_count":18},{"year":2019,"cited_by_count":11},{"year":2018,"cited_by_count":14},{"year":2017,"cited_by_count":21},{"year":2016,"cited_by_count":21},{"year":2015,"cited_by_count":39},{"year":2014,"cited_by_count":51},{"year":2013,"cited_by_count":38},{"year":2012,"cited_by_count":9}],"updated_date":"2026-04-18T07:56:08.524223","created_date":"2016-06-24T00:00:00"}