{"id":"https://openalex.org/W2154991996","doi":"https://doi.org/10.1145/2145694.2145704","title":"A performance and energy comparison of FPGAs, GPUs, and multicores for sliding-window applications","display_name":"A performance and energy comparison of FPGAs, GPUs, and multicores for sliding-window applications","publication_year":2012,"publication_date":"2012-02-22","ids":{"openalex":"https://openalex.org/W2154991996","doi":"https://doi.org/10.1145/2145694.2145704","mag":"2154991996"},"language":"en","primary_location":{"id":"doi:10.1145/2145694.2145704","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2145694.2145704","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016246137","display_name":"Jeremy Fowers","orcid":null},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jeremy Fowers","raw_affiliation_strings":["University of Florida, Gainesville, FL, USA"],"affiliations":[{"raw_affiliation_string":"University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087136024","display_name":"G.R. Brown","orcid":null},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Greg Brown","raw_affiliation_strings":["University of Florida, Gainesville, FL, USA"],"affiliations":[{"raw_affiliation_string":"University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008939745","display_name":"Patrick Cooke","orcid":null},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Patrick Cooke","raw_affiliation_strings":["University of Florida, Gainesville, FL, USA"],"affiliations":[{"raw_affiliation_string":"University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088031457","display_name":"Greg Stitt","orcid":"https://orcid.org/0000-0001-7159-7439"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Greg Stitt","raw_affiliation_strings":["University of Florida, Gainesville, FL, USA"],"affiliations":[{"raw_affiliation_string":"University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5016246137"],"corresponding_institution_ids":["https://openalex.org/I33213144"],"apc_list":null,"apc_paid":null,"fwci":22.2004,"has_fulltext":false,"cited_by_count":241,"citation_normalized_percentile":{"value":0.99783061,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"47","last_page":"56"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9936000108718872,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8108495473861694},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8015838861465454},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.601227343082428},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.5840057134628296},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.541163980960846},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5067053437232971},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.48285943269729614},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.453681617975235},{"id":"https://openalex.org/keywords/window","display_name":"Window (computing)","score":0.45073264837265015},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4172886610031128},{"id":"https://openalex.org/keywords/sliding-window-protocol","display_name":"Sliding window protocol","score":0.41666892170906067},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10505726933479309}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8108495473861694},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8015838861465454},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.601227343082428},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.5840057134628296},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.541163980960846},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5067053437232971},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.48285943269729614},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.453681617975235},{"id":"https://openalex.org/C2778751112","wikidata":"https://www.wikidata.org/wiki/Q835016","display_name":"Window (computing)","level":2,"score":0.45073264837265015},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4172886610031128},{"id":"https://openalex.org/C102392041","wikidata":"https://www.wikidata.org/wiki/Q592860","display_name":"Sliding window protocol","level":3,"score":0.41666892170906067},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10505726933479309},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2145694.2145704","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2145694.2145704","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.407.5162","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.407.5162","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecg.toronto.edu/~amza/ece1747h/papers/fpga130-fowers.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W176729393","https://openalex.org/W1553214226","https://openalex.org/W1624804034","https://openalex.org/W2034601083","https://openalex.org/W2051498260","https://openalex.org/W2067746155","https://openalex.org/W2098153064","https://openalex.org/W2113755305","https://openalex.org/W2115389107","https://openalex.org/W2115589785","https://openalex.org/W2116759740","https://openalex.org/W2127192221","https://openalex.org/W2135160607","https://openalex.org/W2142401087","https://openalex.org/W2143738350","https://openalex.org/W2147903032","https://openalex.org/W2161761794","https://openalex.org/W2295862081","https://openalex.org/W2399715892","https://openalex.org/W2912725523","https://openalex.org/W4250981202","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W2146343568","https://openalex.org/W98480971","https://openalex.org/W2150291671","https://openalex.org/W2013643406","https://openalex.org/W2027972911","https://openalex.org/W2157978810","https://openalex.org/W3014558862","https://openalex.org/W2042630897"],"abstract_inverted_index":{"With":[0],"the":[1,22],"emergence":[2],"of":[3,24,73,112,128],"accelerator":[4],"devices":[5],"such":[6],"as":[7,77],"multicores,":[8,122],"graphics-processing":[9],"units":[10],"(GPUs),":[11],"and":[12,39,48,85,94,116,121],"field-programmable":[13],"gate":[14],"arrays":[15],"(FPGAs),":[16],"application":[17,46],"designers":[18],"are":[19],"confronted":[20],"with":[21],"problem":[23],"searching":[25],"a":[26],"huge":[27],"design":[28],"space":[29],"that":[30,107],"has":[31],"been":[32],"shown":[33],"to":[34,76,114,119],"have":[35,58],"widely":[36],"varying":[37],"performance":[38],"energy":[40],"metrics":[41],"for":[42],"different":[43,45,49,63],"accelerators,":[44],"domains,":[47],"use":[50,96],"cases.":[51],"To":[52],"address":[53],"this":[54,66],"problem,":[55],"numerous":[56],"studies":[57],"evaluated":[59],"specific":[60],"applications":[61],"across":[62],"accelerators.":[64],"In":[65],"paper,":[67],"we":[68,90],"analyze":[69,95],"an":[70],"important":[71],"domain":[72],"applications,":[74,79],"referred":[75],"sliding-window":[78],"when":[80],"executing":[81],"on":[82],"FPGAs,":[83],"GPUs,":[84],"multicores.":[86],"For":[87],"each":[88,99],"device,":[89],"present":[91],"optimization":[92],"strategies":[93],"cases":[97],"where":[98],"device":[100],"is":[101],"most":[102],"effective.":[103],"The":[104],"results":[105],"show":[106],"FPGAs":[108],"can":[109],"achieve":[110],"speedup":[111],"up":[113],"11x":[115],"57x":[117],"compared":[118],"GPUs":[120],"respectively,":[123],"while":[124],"also":[125],"using":[126],"orders":[127],"magnitude":[129],"less":[130],"energy.":[131]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":9},{"year":2022,"cited_by_count":11},{"year":2021,"cited_by_count":17},{"year":2020,"cited_by_count":22},{"year":2019,"cited_by_count":16},{"year":2018,"cited_by_count":31},{"year":2017,"cited_by_count":21},{"year":2016,"cited_by_count":28},{"year":2015,"cited_by_count":23},{"year":2014,"cited_by_count":23},{"year":2013,"cited_by_count":22},{"year":2012,"cited_by_count":8}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}