{"id":"https://openalex.org/W2070125609","doi":"https://doi.org/10.1145/2141702.2141708","title":"Revisiting shared virtual memory systems for non-coherent memory-coupled cores","display_name":"Revisiting shared virtual memory systems for non-coherent memory-coupled cores","publication_year":2012,"publication_date":"2012-02-26","ids":{"openalex":"https://openalex.org/W2070125609","doi":"https://doi.org/10.1145/2141702.2141708","mag":"2070125609"},"language":"en","primary_location":{"id":"doi:10.1145/2141702.2141708","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2141702.2141708","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2012 International Workshop on Programming Models and Applications for Multicores and Manycores","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050707009","display_name":"Stefan Lankes","orcid":"https://orcid.org/0000-0003-4718-2238"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Stefan Lankes","raw_affiliation_strings":["RWTH Aachen University, Aachen, Germany","RWTH-Aachen University, Aachen, Germany"],"affiliations":[{"raw_affiliation_string":"RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"RWTH-Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001901526","display_name":"Pablo Reble","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Pablo Reble","raw_affiliation_strings":["RWTH Aachen University, Aachen, Germany","RWTH-Aachen University, Aachen, Germany"],"affiliations":[{"raw_affiliation_string":"RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"RWTH-Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088706361","display_name":"Oliver Sinnen","orcid":"https://orcid.org/0000-0002-1550-7416"},"institutions":[{"id":"https://openalex.org/I154130895","display_name":"University of Auckland","ror":"https://ror.org/03b94tp07","country_code":"NZ","type":"education","lineage":["https://openalex.org/I154130895"]}],"countries":["NZ"],"is_corresponding":false,"raw_author_name":"Oliver Sinnen","raw_affiliation_strings":["University of Auckland, Auckland, New Zealand","UNIVERSITY OF AUCKLAND, Auckland, New Zealand"],"affiliations":[{"raw_affiliation_string":"University of Auckland, Auckland, New Zealand","institution_ids":["https://openalex.org/I154130895"]},{"raw_affiliation_string":"UNIVERSITY OF AUCKLAND, Auckland, New Zealand","institution_ids":["https://openalex.org/I154130895"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006061846","display_name":"Carsten Clau\u00df","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Carsten Clauss","raw_affiliation_strings":["RWTH Aachen University, Aachen, Germany","RWTH-Aachen University, Aachen, Germany"],"affiliations":[{"raw_affiliation_string":"RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"RWTH-Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5050707009"],"corresponding_institution_ids":["https://openalex.org/I887968799"],"apc_list":null,"apc_paid":null,"fwci":2.9211,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.90843352,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"45","last_page":"54"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.813288688659668},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.623046338558197},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.5714198350906372},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5708325505256653},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5685757994651794},{"id":"https://openalex.org/keywords/non-uniform-memory-access","display_name":"Non-uniform memory access","score":0.5337845683097839},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.5315544009208679},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.5113179683685303},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.5001378059387207},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.49807286262512207},{"id":"https://openalex.org/keywords/mesif-protocol","display_name":"MESIF protocol","score":0.48871779441833496},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48414379358291626},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4586520195007324},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.45336252450942993},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4495656192302704},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.44732803106307983},{"id":"https://openalex.org/keywords/bus-sniffing","display_name":"Bus sniffing","score":0.43376243114471436},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.42024683952331543},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4198460876941681}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.813288688659668},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.623046338558197},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.5714198350906372},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5708325505256653},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5685757994651794},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.5337845683097839},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.5315544009208679},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.5113179683685303},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.5001378059387207},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.49807286262512207},{"id":"https://openalex.org/C199979278","wikidata":"https://www.wikidata.org/wiki/Q263221","display_name":"MESIF protocol","level":5,"score":0.48871779441833496},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48414379358291626},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4586520195007324},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.45336252450942993},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4495656192302704},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.44732803106307983},{"id":"https://openalex.org/C51185590","wikidata":"https://www.wikidata.org/wiki/Q1017228","display_name":"Bus sniffing","level":5,"score":0.43376243114471436},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.42024683952331543},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4198460876941681},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/2141702.2141708","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2141702.2141708","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2012 International Workshop on Programming Models and Applications for Multicores and Manycores","raw_type":"proceedings-article"},{"id":"pmh:oai:publications.rwth-aachen.de:197763","is_oa":false,"landing_page_url":"https://publications.rwth-aachen.de/record/197763","pdf_url":null,"source":{"id":"https://openalex.org/S4306401033","display_name":"RWTH Publications (RWTH Aachen)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I887968799","host_organization_name":"RWTH Aachen University","host_organization_lineage":["https://openalex.org/I887968799"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"PMAM '12 : Proceedings of the International Workshop on Programming Models and Applications for Multicores and Manycores in conjunction with the 17th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPoPP 2012), New Orleans, 25-29 February<br/>International Workshop on Programming Models and Applications for Multicores and Manycores, PMAM\u00b412, New Orleans, USA, 25-02-2012 - 29-02-2012","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:researchspace.auckland.ac.nz:2292/36401","is_oa":false,"landing_page_url":"https://hdl.handle.net/2292/36401","pdf_url":null,"source":{"id":"https://openalex.org/S7407055463","display_name":"ResearchSpace (University of Auckland)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I154130895","host_organization_name":"University of Auckland","host_organization_lineage":["https://openalex.org/I154130895"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Conference Item"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W54368562","https://openalex.org/W175907044","https://openalex.org/W801276975","https://openalex.org/W1501770295","https://openalex.org/W1542985837","https://openalex.org/W1578371327","https://openalex.org/W1963637299","https://openalex.org/W1993223688","https://openalex.org/W2044902313","https://openalex.org/W2097113145","https://openalex.org/W2127949254","https://openalex.org/W2136899014","https://openalex.org/W2154458184","https://openalex.org/W2400726491","https://openalex.org/W2768267150","https://openalex.org/W6622958038","https://openalex.org/W6633147476","https://openalex.org/W6745945636","https://openalex.org/W7052520372"],"related_works":["https://openalex.org/W2078049990","https://openalex.org/W2781952239","https://openalex.org/W2188202186","https://openalex.org/W2149861845","https://openalex.org/W1493169548","https://openalex.org/W1768902350","https://openalex.org/W2810517735","https://openalex.org/W2105141138","https://openalex.org/W1545683692","https://openalex.org/W2008090428"],"abstract_inverted_index":{"The":[0,45],"growing":[1],"number":[2],"of":[3,55],"cores":[4],"per":[5],"chip":[6,10],"implies":[7],"an":[8],"increasing":[9],"complexity,":[11],"especially":[12],"with":[13],"respect":[14],"to":[15,28,35],"hardware-implemented":[16],"cache":[17,32],"coherence":[18],"protocols.":[19],"An":[20],"attractive":[21],"alternative":[22],"for":[23],"future":[24],"many-core":[25],"systems":[26],"is":[27,50],"waive":[29],"the":[30],"hardware-based":[31],"coherency":[33],"and":[34],"introduce":[36],"a":[37,41,51],"software-oriented":[38],"approach":[39],"instead:":[40],"so-called":[42],"Cluster-on-Chip":[43],"architecture.":[44],"Single-chip":[46],"Cloud":[47],"Computer":[48],"(SCC)":[49],"recent":[52],"research":[53],"processor":[54],"such":[56],"architectures.":[57]},"counts_by_year":[{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":4}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}