{"id":"https://openalex.org/W2064100373","doi":"https://doi.org/10.1145/2107763.2107771","title":"A highly robust distributed fault-tolerant routing algorithm for NoCs with localized rerouting","display_name":"A highly robust distributed fault-tolerant routing algorithm for NoCs with localized rerouting","publication_year":2012,"publication_date":"2012-01-24","ids":{"openalex":"https://openalex.org/W2064100373","doi":"https://doi.org/10.1145/2107763.2107771","mag":"2064100373"},"language":"en","primary_location":{"id":"doi:10.1145/2107763.2107771","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2107763.2107771","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2012 Interconnection Network Architecture: On-Chip, Multi-Chip Workshop","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112429974","display_name":"A. Vitkovskiy","orcid":null},"institutions":[{"id":"https://openalex.org/I163151358","display_name":"Cyprus University of Technology","ror":"https://ror.org/05qt8tf94","country_code":"CY","type":"education","lineage":["https://openalex.org/I163151358"]}],"countries":["CY"],"is_corresponding":true,"raw_author_name":"Arseniy Vitkovskiy","raw_affiliation_strings":["Cyprus University of Technology, Lemesos, Cyprus"],"affiliations":[{"raw_affiliation_string":"Cyprus University of Technology, Lemesos, Cyprus","institution_ids":["https://openalex.org/I163151358"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020344922","display_name":"Vassos Soteriou","orcid":"https://orcid.org/0000-0002-2818-0459"},"institutions":[{"id":"https://openalex.org/I163151358","display_name":"Cyprus University of Technology","ror":"https://ror.org/05qt8tf94","country_code":"CY","type":"education","lineage":["https://openalex.org/I163151358"]}],"countries":["CY"],"is_corresponding":false,"raw_author_name":"Vassos Soteriou","raw_affiliation_strings":["Cyprus University of Technology, Lemesos, Cyprus"],"affiliations":[{"raw_affiliation_string":"Cyprus University of Technology, Lemesos, Cyprus","institution_ids":["https://openalex.org/I163151358"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035714231","display_name":"Chrysostomos Nicopoulos","orcid":"https://orcid.org/0000-0001-6389-6068"},"institutions":[{"id":"https://openalex.org/I34771391","display_name":"University of Cyprus","ror":"https://ror.org/02qjrjx09","country_code":"CY","type":"education","lineage":["https://openalex.org/I34771391"]}],"countries":["CY"],"is_corresponding":false,"raw_author_name":"Chrysostomos Nicopoulos","raw_affiliation_strings":["University of Cyprus, Nicosia, Cyprus"],"affiliations":[{"raw_affiliation_string":"University of Cyprus, Nicosia, Cyprus","institution_ids":["https://openalex.org/I34771391"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5112429974"],"corresponding_institution_ids":["https://openalex.org/I163151358"],"apc_list":null,"apc_paid":null,"fwci":1.773,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.85793872,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"29","last_page":"32"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6855462193489075},{"id":"https://openalex.org/keywords/deadlock","display_name":"Deadlock","score":0.6747689247131348},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6297439336776733},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.6145830750465393},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.5719181299209595},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5477026700973511},{"id":"https://openalex.org/keywords/multipath-routing","display_name":"Multipath routing","score":0.4714796543121338},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.4462588131427765},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4362486004829407},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.42241019010543823},{"id":"https://openalex.org/keywords/static-routing","display_name":"Static routing","score":0.40632516145706177},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34364795684814453},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3352813720703125},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20802491903305054},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.19502019882202148},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06789371371269226}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6855462193489075},{"id":"https://openalex.org/C159023740","wikidata":"https://www.wikidata.org/wiki/Q623276","display_name":"Deadlock","level":2,"score":0.6747689247131348},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6297439336776733},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.6145830750465393},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.5719181299209595},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5477026700973511},{"id":"https://openalex.org/C76522221","wikidata":"https://www.wikidata.org/wiki/Q5035396","display_name":"Multipath routing","level":5,"score":0.4714796543121338},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.4462588131427765},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4362486004829407},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.42241019010543823},{"id":"https://openalex.org/C204948658","wikidata":"https://www.wikidata.org/wiki/Q1119410","display_name":"Static routing","level":4,"score":0.40632516145706177},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34364795684814453},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3352813720703125},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20802491903305054},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.19502019882202148},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06789371371269226},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2107763.2107771","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2107763.2107771","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2012 Interconnection Network Architecture: On-Chip, Multi-Chip Workshop","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","score":0.5600000023841858,"display_name":"Peace, Justice and strong institutions"}],"awards":[{"id":"https://openalex.org/G8679819612","display_name":null,"funder_award_id":"(Cyrillic text)/0609(BIE)/09","funder_id":"https://openalex.org/F4320321002","funder_display_name":"Research Promotion Foundation"}],"funders":[{"id":"https://openalex.org/F4320321002","display_name":"Research Promotion Foundation","ror":"https://ror.org/00en9ce74"},{"id":"https://openalex.org/F4320335322","display_name":"European Regional Development Fund","ror":"https://ror.org/00k4n6c32"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1981991312","https://openalex.org/W2067601010","https://openalex.org/W2072828521","https://openalex.org/W2082534464","https://openalex.org/W2097560795","https://openalex.org/W2109389963","https://openalex.org/W2121856707","https://openalex.org/W2123184444","https://openalex.org/W2124531928","https://openalex.org/W2126353164","https://openalex.org/W2147801838","https://openalex.org/W2152179696","https://openalex.org/W2157225945","https://openalex.org/W2159747318","https://openalex.org/W2164004001","https://openalex.org/W2164264749","https://openalex.org/W2169875292","https://openalex.org/W3169463464","https://openalex.org/W4234572373"],"related_works":["https://openalex.org/W757657516","https://openalex.org/W2539097916","https://openalex.org/W4377970799","https://openalex.org/W2944616377","https://openalex.org/W3127002380","https://openalex.org/W2889464401","https://openalex.org/W2251995179","https://openalex.org/W2556128816","https://openalex.org/W2351878639","https://openalex.org/W2181601090"],"abstract_inverted_index":{"Denser":[0],"transistor":[1],"integration":[2],"has":[3],"enabled":[4],"the":[5,12,24],"fabrication":[6],"of":[7,14,26,68,107],"multi-tile":[8],"chips,":[9],"however,":[10],"at":[11,74,113],"expense":[13],"higher":[15],"susceptibility":[16],"to":[17,32,49],"defects":[18],"and":[19,81,87,93],"wear-out.":[20],"Metal":[21],"wires":[22],"comprising":[23],"links":[25,39,63,109],"Networks-on-Chip":[27],"(NoCs)":[28],"are":[29],"especially":[30],"vulnerable":[31],"such":[33],"defects,":[34],"which":[35],"can":[36],"render":[37],"some":[38],"disconnected.":[40],"This":[41],"paper":[42],"presents":[43],"a":[44,55,78,104,114],"new":[45],"fault-tolerant":[46],"routing":[47],"scheme":[48],"sustain":[50],"on-chip":[51],"communication.":[52],"It":[53],"uses":[54],"localized":[56],"re-routing":[57],"approach,":[58],"whereby":[59],"de-touring":[60],"around":[61],"faulty":[62,111],"--":[64,70],"or":[65],"complex":[66],"regions":[67],"faults":[69],"is":[71],"done":[72],"locally":[73],"each":[75],"node":[76],"in":[77,102],"purely":[79],"distributed":[80],"dynamic":[82],"manner,":[83],"while":[84],"guaranteeing":[85],"deadlock-":[86],"livelock-freedom.":[88],"Results":[89],"using":[90],"synthetic":[91],"traffic":[92],"real":[94],"applications":[95],"with":[96],"full-system":[97],"simulations":[98],"prove":[99],"its":[100],"efficacy":[101],"addressing":[103],"large":[105],"percentage":[106],"NoC":[108],"being":[110],"albeit":[112],"gracefully":[115],"degraded":[116],"performance":[117],"mode.":[118]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}