{"id":"https://openalex.org/W1998972810","doi":"https://doi.org/10.1145/2107763.2107768","title":"A novel graceful degradable routing algorithm for 3D on-chip networks","display_name":"A novel graceful degradable routing algorithm for 3D on-chip networks","publication_year":2012,"publication_date":"2012-01-24","ids":{"openalex":"https://openalex.org/W1998972810","doi":"https://doi.org/10.1145/2107763.2107768","mag":"1998972810"},"language":"en","primary_location":{"id":"doi:10.1145/2107763.2107768","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2107763.2107768","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2012 Interconnection Network Architecture: On-Chip, Multi-Chip Workshop","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050256719","display_name":"Reza Nakhjavani","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Reza Nakhjavani","raw_affiliation_strings":["University of Tehran"],"affiliations":[{"raw_affiliation_string":"University of Tehran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024206227","display_name":"Ali Shahabi","orcid":"https://orcid.org/0000-0002-9956-4441"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Ali Shahabi","raw_affiliation_strings":["University of Tehran"],"affiliations":[{"raw_affiliation_string":"University of Tehran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071789164","display_name":"Saeed Safari","orcid":"https://orcid.org/0000-0001-6940-591X"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Saeed Safari","raw_affiliation_strings":["University of Tehran"],"affiliations":[{"raw_affiliation_string":"University of Tehran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007933406","display_name":"Zainalabedin Navabi","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Zainalabedin Navabi","raw_affiliation_strings":["University of Tehran"],"affiliations":[{"raw_affiliation_string":"University of Tehran","institution_ids":["https://openalex.org/I23946033"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5050256719"],"corresponding_institution_ids":["https://openalex.org/I23946033"],"apc_list":null,"apc_paid":null,"fwci":0.7092,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.71091016,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"17","last_page":"20"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9909999966621399,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7569565176963806},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.739236056804657},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6878042817115784},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6700006723403931},{"id":"https://openalex.org/keywords/routing-table","display_name":"Routing table","score":0.6377429366111755},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5529909729957581},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.5511040687561035},{"id":"https://openalex.org/keywords/routing-algorithm","display_name":"Routing algorithm","score":0.4666844308376312},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.4417875409126282},{"id":"https://openalex.org/keywords/search-algorithm","display_name":"Search algorithm","score":0.4151100218296051},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4064967930316925},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35278841853141785},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3227010667324066},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3001039922237396},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.14679592847824097},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.0774567723274231}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7569565176963806},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.739236056804657},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6878042817115784},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6700006723403931},{"id":"https://openalex.org/C184896649","wikidata":"https://www.wikidata.org/wiki/Q290066","display_name":"Routing table","level":4,"score":0.6377429366111755},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5529909729957581},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.5511040687561035},{"id":"https://openalex.org/C2984173633","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Routing algorithm","level":4,"score":0.4666844308376312},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.4417875409126282},{"id":"https://openalex.org/C125583679","wikidata":"https://www.wikidata.org/wiki/Q755673","display_name":"Search algorithm","level":2,"score":0.4151100218296051},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4064967930316925},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35278841853141785},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3227010667324066},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3001039922237396},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.14679592847824097},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0774567723274231},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2107763.2107768","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2107763.2107768","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2012 Interconnection Network Architecture: On-Chip, Multi-Chip Workshop","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.44999998807907104,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2030899288","https://openalex.org/W2064712157","https://openalex.org/W2071003187","https://openalex.org/W2075717545","https://openalex.org/W2095876017","https://openalex.org/W2140325747","https://openalex.org/W2144709243","https://openalex.org/W2153405749","https://openalex.org/W2158051804","https://openalex.org/W2159218826","https://openalex.org/W3169463464"],"related_works":["https://openalex.org/W2721012825","https://openalex.org/W2362880943","https://openalex.org/W2167988973","https://openalex.org/W3213020908","https://openalex.org/W2164993619","https://openalex.org/W2038667932","https://openalex.org/W2369321817","https://openalex.org/W2097703540","https://openalex.org/W2169999177","https://openalex.org/W2388813391"],"abstract_inverted_index":{"The":[0],"decreasing":[1],"manufacturing":[2],"yield":[3],"of":[4,10,20,85],"integrated":[5],"circuits,":[6],"as":[7,107],"a":[8,54,66,74],"result":[9],"rising":[11],"complexity":[12],"and":[13,17,48,80],"decreased":[14],"feature":[15],"size,":[16],"the":[18,27,83,99,103,110],"emergence":[19],"3D-NoC":[21],"based":[22,51],"design":[23],"architectures,":[24],"has":[25],"necessitated":[26],"search":[28,68,105,112],"for":[29,61,77],"network":[30,63],"reconfiguration":[31],"techniques":[32],"in":[33,88],"order":[34],"to":[35,72,81,109],"make":[36],"faulty":[37,86],"networks":[38,91],"reusable.":[39],"In":[40],"this":[41],"paper,":[42],"we":[43],"first":[44],"introduce":[45],"an":[46],"efficient":[47],"scalable":[49],"hardware":[50],"on":[52,92],"using":[53],"fixed":[55],"size":[56],"programmable":[57],"routing":[58],"table":[59],"(PRT)":[60],"each":[62],"switch.":[64],"Then":[65],"heuristic":[67],"algorithm":[69,100],"is":[70],"provided":[71],"find":[73],"valid":[75],"configuration":[76],"these":[78],"PRTs":[79],"compensate":[82],"effects":[84],"links":[87],"three":[89],"dimensional":[90],"chip.":[93],"Our":[94],"experimental":[95],"results":[96],"show":[97],"that":[98],"considerably":[101],"reduces":[102],"required":[104],"effort":[106],"compared":[108],"exhaustive":[111],"method.":[113]},"counts_by_year":[{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}