{"id":"https://openalex.org/W2035027123","doi":"https://doi.org/10.1145/2093145.2093151","title":"Design Considerations for Multilevel CMOS/Nano Memristive Memory","display_name":"Design Considerations for Multilevel CMOS/Nano Memristive Memory","publication_year":2012,"publication_date":"2012-02-01","ids":{"openalex":"https://openalex.org/W2035027123","doi":"https://doi.org/10.1145/2093145.2093151","mag":"2035027123"},"language":"en","primary_location":{"id":"doi:10.1145/2093145.2093151","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2093145.2093151","pdf_url":null,"source":{"id":"https://openalex.org/S96198239","display_name":"ACM Journal on Emerging Technologies in Computing Systems","issn_l":"1550-4832","issn":["1550-4832","1550-4840"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Journal on Emerging Technologies in Computing Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058955241","display_name":"Harika Manem","orcid":null},"institutions":[{"id":"https://openalex.org/I57206974","display_name":"New York University","ror":"https://ror.org/0190ak572","country_code":"US","type":"education","lineage":["https://openalex.org/I57206974"]},{"id":"https://openalex.org/I90965887","display_name":"SUNY Polytechnic Institute","ror":"https://ror.org/000fxgx19","country_code":"US","type":"education","lineage":["https://openalex.org/I90965887"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"H. Manem","raw_affiliation_strings":["Polytechnic Institute of New York University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Polytechnic Institute of New York University","institution_ids":["https://openalex.org/I90965887","https://openalex.org/I57206974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059126377","display_name":"Jeyavijayan Rajendran","orcid":"https://orcid.org/0000-0003-3687-3746"},"institutions":[{"id":"https://openalex.org/I57206974","display_name":"New York University","ror":"https://ror.org/0190ak572","country_code":"US","type":"education","lineage":["https://openalex.org/I57206974"]},{"id":"https://openalex.org/I90965887","display_name":"SUNY Polytechnic Institute","ror":"https://ror.org/000fxgx19","country_code":"US","type":"education","lineage":["https://openalex.org/I90965887"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Rajendran","raw_affiliation_strings":["Polytechnic Institute of New York University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Polytechnic Institute of New York University","institution_ids":["https://openalex.org/I90965887","https://openalex.org/I57206974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047248181","display_name":"Garrett S. Rose","orcid":"https://orcid.org/0000-0003-3070-4087"},"institutions":[{"id":"https://openalex.org/I57206974","display_name":"New York University","ror":"https://ror.org/0190ak572","country_code":"US","type":"education","lineage":["https://openalex.org/I57206974"]},{"id":"https://openalex.org/I90965887","display_name":"SUNY Polytechnic Institute","ror":"https://ror.org/000fxgx19","country_code":"US","type":"education","lineage":["https://openalex.org/I90965887"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G. S. Rose","raw_affiliation_strings":["Polytechnic Institute of New York University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Polytechnic Institute of New York University","institution_ids":["https://openalex.org/I90965887","https://openalex.org/I57206974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":6.4958,"has_fulltext":false,"cited_by_count":58,"citation_normalized_percentile":{"value":0.96964182,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"8","issue":"1","first_page":"1","last_page":"22"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.8584606647491455},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6588424444198608},{"id":"https://openalex.org/keywords/memistor","display_name":"Memistor","score":0.6398853063583374},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.5906157493591309},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.5360866189002991},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5165587663650513},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46170714497566223},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.41760382056236267},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3731200098991394},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.35327762365341187},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.28480264544487},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24697718024253845},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17885571718215942},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12343072891235352},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09787854552268982}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.8584606647491455},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6588424444198608},{"id":"https://openalex.org/C1895703","wikidata":"https://www.wikidata.org/wiki/Q6034938","display_name":"Memistor","level":4,"score":0.6398853063583374},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.5906157493591309},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.5360866189002991},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5165587663650513},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46170714497566223},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.41760382056236267},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3731200098991394},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.35327762365341187},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.28480264544487},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24697718024253845},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17885571718215942},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12343072891235352},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09787854552268982},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2093145.2093151","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2093145.2093151","pdf_url":null,"source":{"id":"https://openalex.org/S96198239","display_name":"ACM Journal on Emerging Technologies in Computing Systems","issn_l":"1550-4832","issn":["1550-4832","1550-4840"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Journal on Emerging Technologies in Computing Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.6700000166893005}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W1487331108","https://openalex.org/W1568080074","https://openalex.org/W1945526121","https://openalex.org/W1968288892","https://openalex.org/W1981175504","https://openalex.org/W1987201308","https://openalex.org/W1990733256","https://openalex.org/W2000321316","https://openalex.org/W2006798699","https://openalex.org/W2007898123","https://openalex.org/W2008904077","https://openalex.org/W2041069167","https://openalex.org/W2082450466","https://openalex.org/W2096800126","https://openalex.org/W2097461380","https://openalex.org/W2097733820","https://openalex.org/W2112181056","https://openalex.org/W2115495543","https://openalex.org/W2116826022","https://openalex.org/W2136811604","https://openalex.org/W2137249916","https://openalex.org/W2139203854","https://openalex.org/W2153690880","https://openalex.org/W2155370145","https://openalex.org/W2156547464","https://openalex.org/W2158912158","https://openalex.org/W2162651880","https://openalex.org/W2162983760","https://openalex.org/W2163031927","https://openalex.org/W2538854995","https://openalex.org/W2544906794","https://openalex.org/W2545789532","https://openalex.org/W3106114372","https://openalex.org/W4244457258"],"related_works":["https://openalex.org/W4313854508","https://openalex.org/W1968537616","https://openalex.org/W1567000137","https://openalex.org/W2106343578","https://openalex.org/W2003180565","https://openalex.org/W4315464822","https://openalex.org/W4386159386","https://openalex.org/W2973684238","https://openalex.org/W2336464289","https://openalex.org/W2953458909"],"abstract_inverted_index":{"With":[0],"technology":[1],"migration":[2],"into":[3],"nano":[4],"and":[5,12,43,66,101,117,128,212],"molecular":[6],"scales":[7],"several":[8],"hybrid":[9,122,196],"CMOS/nano":[10],"logic":[11,42,211],"memory":[13,44,64,125,181,197],"architectures":[14],"have":[15],"been":[16],"proposed":[17],"that":[18,142,198],"aim":[19],"to":[20,126,200],"achieve":[21],"high":[22,225],"device":[23,108],"density":[24,226],"with":[25,218],"low":[26],"power":[27],"consumption.":[28],"The":[29,162],"discovery":[30],"of":[31,39,50,58,74,87,147,174,209,223],"the":[32,37,48,56,67,72,80,94,103,114,121,130,144,170,192,202,207,221],"memristor":[33,63,124],"has":[34],"further":[35],"enabled":[36],"realization":[38,73,222],"denser":[40],"nanoscale":[41,213],"systems":[45],"by":[46,93,206],"facilitating":[47],"implementation":[49],"multilevel":[51,61,123,210,228],"logic.":[52],"This":[53,136],"work":[54,137],"describes":[55],"design":[57,68],"such":[59,75],"a":[60,76,107,175,179,183,195,224],"nonvolatile":[62,227],"system,":[65],"constraints":[69],"imposed":[70],"in":[71,106,151,216],"memory.":[77,229],"In":[78],"particular,":[79],"limitations":[81],"on":[82,169],"load,":[83],"bank":[84],"size,":[85],"number":[86],"bits":[88],"achievable":[89],"per":[90],"device,":[91],"placed":[92],"required":[95,171],"noise":[96],"margin":[97],"for":[98,120,178,191,220],"accurately":[99],"reading":[100],"writing":[102],"data":[104],"stored":[105],"are":[109,113],"analyzed.":[110],"Also":[111],"analyzed":[112],"nondisruptive":[115],"read":[116,129],"write":[118,140],"methodologies":[119,141],"program":[127],"memristive":[131,214],"information":[132],"without":[133],"corrupting":[134],"it.":[135],"showcases":[138],"two":[139],"leverage":[143],"best":[145],"traits":[146],"memristors":[148],"when":[149],"used":[150],"either":[152],"linear":[153],"(low":[154],"power)":[155],"or":[156,182],"nonlinear":[157],"drift":[158],"(fast":[159],"speeds)":[160],"modes.":[161],"system":[163],"can":[164],"therefore":[165],"be":[166],"tailored":[167],"depending":[168],"performance":[172],"parameters":[173],"given":[176],"application":[177],"fast":[180],"slower":[184],"but":[185],"very":[186],"energy-efficient":[187],"system.":[188],"We":[189],"propose":[190],"first":[193],"time,":[194],"aims":[199],"incorporate":[201],"area":[203],"advantage":[204],"provided":[205],"utilization":[208],"devices":[215],"conjunction":[217],"CMOS":[219]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":9},{"year":2015,"cited_by_count":10},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":11},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}