{"id":"https://openalex.org/W2024361670","doi":"https://doi.org/10.1145/2082156.2082165","title":"CoreSymphony","display_name":"CoreSymphony","publication_year":2011,"publication_date":"2011-12-19","ids":{"openalex":"https://openalex.org/W2024361670","doi":"https://doi.org/10.1145/2082156.2082165","mag":"2024361670"},"language":"en","primary_location":{"id":"doi:10.1145/2082156.2082165","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2082156.2082165","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056155936","display_name":"Tomoyuki Nagatsuka","orcid":null},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Tomoyuki Nagatsuka","raw_affiliation_strings":["Tokyo Institute of Technology, Japan","Tokyo institute of Technology (Japan)"],"affiliations":[{"raw_affiliation_string":"Tokyo Institute of Technology, Japan","institution_ids":["https://openalex.org/I114531698"]},{"raw_affiliation_string":"Tokyo institute of Technology (Japan)","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021539286","display_name":"Yoshito Sakaguchi","orcid":null},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yoshito Sakaguchi","raw_affiliation_strings":["Tokyo Institute of Technology, Japan","Tokyo institute of Technology (Japan)"],"affiliations":[{"raw_affiliation_string":"Tokyo Institute of Technology, Japan","institution_ids":["https://openalex.org/I114531698"]},{"raw_affiliation_string":"Tokyo institute of Technology (Japan)","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100991182","display_name":"Takayuki Matsumura","orcid":null},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takayuki Matsumura","raw_affiliation_strings":["Tokyo Institute of Technology, Japan","Tokyo institute of Technology (Japan)"],"affiliations":[{"raw_affiliation_string":"Tokyo Institute of Technology, Japan","institution_ids":["https://openalex.org/I114531698"]},{"raw_affiliation_string":"Tokyo institute of Technology (Japan)","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010523030","display_name":"Kenji Kise","orcid":"https://orcid.org/0000-0002-3003-4872"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kenji Kise","raw_affiliation_strings":["Tokyo Institute of Technology, Japan","Tokyo institute of Technology (Japan)"],"affiliations":[{"raw_affiliation_string":"Tokyo Institute of Technology, Japan","institution_ids":["https://openalex.org/I114531698"]},{"raw_affiliation_string":"Tokyo institute of Technology (Japan)","institution_ids":["https://openalex.org/I114531698"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5056155936"],"corresponding_institution_ids":["https://openalex.org/I114531698"],"apc_list":null,"apc_paid":null,"fwci":1.0075,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.7723585,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"39","issue":"4","first_page":"32","last_page":"37"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7955552935600281},{"id":"https://openalex.org/keywords/superscalar","display_name":"Superscalar","score":0.7722518444061279},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.6062772274017334},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6059055924415588},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.574916660785675},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5520867109298706},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5519367456436157},{"id":"https://openalex.org/keywords/single-core","display_name":"Single-core","score":0.5121800899505615},{"id":"https://openalex.org/keywords/pipeline-burst-cache","display_name":"Pipeline burst cache","score":0.47044602036476135},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45891934633255005},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.4501389265060425},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.22851458191871643},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.18883851170539856},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.14745324850082397},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.13831329345703125}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7955552935600281},{"id":"https://openalex.org/C147101560","wikidata":"https://www.wikidata.org/wiki/Q1045706","display_name":"Superscalar","level":2,"score":0.7722518444061279},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.6062772274017334},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6059055924415588},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.574916660785675},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5520867109298706},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5519367456436157},{"id":"https://openalex.org/C2780365336","wikidata":"https://www.wikidata.org/wiki/Q25047934","display_name":"Single-core","level":2,"score":0.5121800899505615},{"id":"https://openalex.org/C157547923","wikidata":"https://www.wikidata.org/wiki/Q7197276","display_name":"Pipeline burst cache","level":5,"score":0.47044602036476135},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45891934633255005},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.4501389265060425},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.22851458191871643},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.18883851170539856},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.14745324850082397},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.13831329345703125},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2082156.2082165","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2082156.2082165","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320912","display_name":"Ministry of Education, Culture, Sports, Science and Technology","ror":"https://ror.org/048rj2z13"},{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1499323045","https://openalex.org/W2035872164","https://openalex.org/W2079942837","https://openalex.org/W2086551443","https://openalex.org/W2108795365","https://openalex.org/W2112833506","https://openalex.org/W2126331314","https://openalex.org/W2130838728","https://openalex.org/W2138351227","https://openalex.org/W2147345262","https://openalex.org/W2149075803","https://openalex.org/W2167556016","https://openalex.org/W3137536588","https://openalex.org/W3151280928"],"related_works":["https://openalex.org/W2383049776","https://openalex.org/W2943312619","https://openalex.org/W2554458060","https://openalex.org/W2068252216","https://openalex.org/W2217281631","https://openalex.org/W1950815845","https://openalex.org/W2082095315","https://openalex.org/W2024361670","https://openalex.org/W1905744402","https://openalex.org/W2020222863"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"CoreSymphony":[3,19],",":[4],"a":[5,28],"cooperative":[6,43],"and":[7],"reconfigurable":[8],"superscalar":[9,44],"processor":[10],"architecture":[11],"that":[12,64],"improves":[13],"single-thread":[14],"performance":[15],"in":[16],"chip":[17],"multiprocessor.":[18],"enables":[20],"some":[21],"narrow-issue":[22],"cores":[23],"to":[24,52],"be":[25],"fused":[26],"into":[27],"single":[29],"wide-issue":[30],"core.":[31,74],"In":[32],"this":[33],"paper,":[34],"we":[35],"describe":[36,48],"the":[37,42],"problems":[38],"associated":[39],"with":[40],"achieving":[41],"processor.":[45],"We":[46],"then":[47],"techniques":[49],"by":[50],"which":[51],"overcome":[53],"these":[54],"problems.":[55],"The":[56],"evaluation":[57],"results":[58],"obtained":[59],"using":[60],"SPEC2006":[61],"benchmarks":[62],"indicate":[63],"four-core":[65],"fusion":[66],"achieves":[67],"88%":[68],"higher":[69],"IPC":[70],"than":[71],"an":[72],"individual":[73]},"counts_by_year":[{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}