{"id":"https://openalex.org/W2017063424","doi":"https://doi.org/10.1145/2076501.2076510","title":"Selecting the optimal system","display_name":"Selecting the optimal system","publication_year":2011,"publication_date":"2011-12-04","ids":{"openalex":"https://openalex.org/W2017063424","doi":"https://doi.org/10.1145/2076501.2076510","mag":"2017063424"},"language":"en","primary_location":{"id":"doi:10.1145/2076501.2076510","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2076501.2076510","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 4th International Workshop on Network on Chip Architectures","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068820261","display_name":"Oscar Almer","orcid":null},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Oscar Almer","raw_affiliation_strings":["The University of Edinburgh, Edinburgh","The University of Edinburgh, Edinburgh#TAB#"],"affiliations":[{"raw_affiliation_string":"The University of Edinburgh, Edinburgh","institution_ids":["https://openalex.org/I98677209"]},{"raw_affiliation_string":"The University of Edinburgh, Edinburgh#TAB#","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009779768","display_name":"Miles Gould","orcid":"https://orcid.org/0000-0002-0222-760X"},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Miles Gould","raw_affiliation_strings":["The University of Edinburgh, Edinburgh","The University of Edinburgh, Edinburgh#TAB#"],"affiliations":[{"raw_affiliation_string":"The University of Edinburgh, Edinburgh","institution_ids":["https://openalex.org/I98677209"]},{"raw_affiliation_string":"The University of Edinburgh, Edinburgh#TAB#","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070407969","display_name":"Bj\u00f6rn Franke","orcid":"https://orcid.org/0000-0002-1219-8523"},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Bj\u00f6rn Franke","raw_affiliation_strings":["The University of Edinburgh, Edinburgh","The University of Edinburgh, Edinburgh#TAB#"],"affiliations":[{"raw_affiliation_string":"The University of Edinburgh, Edinburgh","institution_ids":["https://openalex.org/I98677209"]},{"raw_affiliation_string":"The University of Edinburgh, Edinburgh#TAB#","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027477866","display_name":"Nigel Topham","orcid":"https://orcid.org/0000-0002-6310-0602"},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Nigel Topham","raw_affiliation_strings":["The University of Edinburgh, Edinburgh","The University of Edinburgh, Edinburgh#TAB#"],"affiliations":[{"raw_affiliation_string":"The University of Edinburgh, Edinburgh","institution_ids":["https://openalex.org/I98677209"]},{"raw_affiliation_string":"The University of Edinburgh, Edinburgh#TAB#","institution_ids":["https://openalex.org/I98677209"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5068820261"],"corresponding_institution_ids":["https://openalex.org/I98677209"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.08231383,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"43","last_page":"50"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6316848397254944},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5746220350265503},{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.5154329538345337},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5109335780143738},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47320836782455444},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4711298644542694},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4280414581298828},{"id":"https://openalex.org/keywords/manufacturing-cost","display_name":"Manufacturing cost","score":0.42128416895866394},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.41945821046829224},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.33326247334480286},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2041512131690979}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6316848397254944},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5746220350265503},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.5154329538345337},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5109335780143738},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47320836782455444},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4711298644542694},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4280414581298828},{"id":"https://openalex.org/C2778337023","wikidata":"https://www.wikidata.org/wiki/Q6753108","display_name":"Manufacturing cost","level":2,"score":0.42128416895866394},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.41945821046829224},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.33326247334480286},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2041512131690979},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2076501.2076510","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2076501.2076510","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 4th International Workshop on Network on Chip Architectures","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1570448133","https://openalex.org/W2114860335","https://openalex.org/W2124542970","https://openalex.org/W2132964894","https://openalex.org/W2149368066","https://openalex.org/W2154597424","https://openalex.org/W2154614244","https://openalex.org/W2159247054","https://openalex.org/W2171940713","https://openalex.org/W2966207845","https://openalex.org/W3144430200","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2129678152","https://openalex.org/W1508156141","https://openalex.org/W3151435834","https://openalex.org/W2057268231","https://openalex.org/W2001877200","https://openalex.org/W2171872191","https://openalex.org/W2169666835","https://openalex.org/W2124403023","https://openalex.org/W2120429086","https://openalex.org/W2059569687"],"abstract_inverted_index":{"Specialising":[0],"Systems-on-Chip":[1],"(SOCs)":[2],"for":[3,16,168],"a":[4,17,104,152,169],"particular":[5],"application":[6,147],"is":[7,80,119],"an":[8,111],"effective":[9],"way":[10],"of":[11,20,64,75,109,151,155,177,207],"increasing":[12],"the":[13,61,68,72,76,96,175,208],"performance":[14,211],"achievable":[15],"given":[18,170],"level":[19,63],"energy":[21],"consumption.":[22],"In":[23,99],"fact,":[24],"silicon":[25],"manufacture":[26],"costs":[27,55,139],"are":[28,56,93],"low":[29],"enough":[30],"that":[31,200],"small,":[32],"custom,":[33],"entirely":[34],"digital":[35],"designs,":[36,43],"up":[37,190,204],"to":[38,60,162,191,205],"and":[39,71,115,122,140,158,194,198],"including":[40],"multi-core":[41],"microprocessor":[42],"can":[44,123],"be":[45],"manufactured":[46],"cheaply":[47],"in":[48,95],"short":[49],"manufacturing":[50],"runs.":[51],"Non-recurring":[52],"engineering":[53],"(Nre)":[54],"still":[57],"prohibitive":[58],"due":[59],"high":[62],"experience":[65],"required":[66],"from":[67],"design":[69,77,114,180,210],"engineer":[70],"vast":[73],"size":[74],"space.":[78],"This":[79,117],"even":[81],"true":[82],"when":[83],"only":[84],"pre-verified":[85],"Commercial":[86],"Off-the-Shelf":[87],"(Cots)":[88],"Intellectual":[89],"Property":[90],"(ip)":[91],"blocks":[92],"used":[94],"SoC":[97,113,127,187],"design.":[98],"this":[100],"paper":[101],"we":[102],"present":[103],"novel":[105],"machine-learning":[106,159],"based":[107,160],"method":[108],"generating":[110],"application-specific":[112,126],"configuration.":[116],"approach":[118],"fully":[120],"automated":[121,179],"generate":[124,186],"near-optimal":[125],"designs":[128,167,188],"within":[129],"hours":[130],"rather":[131],"than":[132],"weeks":[133],"and,":[134],"hence,":[135],"reduce":[136],"both":[137],"Nre":[138],"time-to-market":[141],"significantly.":[142],"Our":[143],"methodology":[144,181],"profiles":[145],"key":[146],"characteristics":[148],"using":[149,182],"simulation":[150],"small":[153],"number":[154],"test":[156],"systems":[157],"prediction":[161],"find":[163],"likely":[164],"optimal":[165,209],"system":[166],"target":[171],"application.":[172],"We":[173],"demonstrate":[174],"effectiveness":[176],"our":[178,201,213],"82":[183],"workload":[184],"applications,":[185],"with":[189],"10":[192],"cores":[193],"8":[195],"memory":[196],"banks,":[197],"show":[199],"classifier":[202],"averages":[203],"92%":[206],"across":[212],"applications.":[214]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}