{"id":"https://openalex.org/W2035854748","doi":"https://doi.org/10.1145/2076501.2076509","title":"Contrasting multi-synchronous MPSoC design styles for fine-grained clock domain partitioning","display_name":"Contrasting multi-synchronous MPSoC design styles for fine-grained clock domain partitioning","publication_year":2011,"publication_date":"2011-12-04","ids":{"openalex":"https://openalex.org/W2035854748","doi":"https://doi.org/10.1145/2076501.2076509","mag":"2035854748"},"language":"en","primary_location":{"id":"doi:10.1145/2076501.2076509","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2076501.2076509","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 4th International Workshop on Network on Chip Architectures","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051767719","display_name":"Herv\u00e9 Tatenguem","orcid":"https://orcid.org/0000-0003-0600-2958"},"institutions":[{"id":"https://openalex.org/I201324441","display_name":"University of Ferrara","ror":"https://ror.org/041zkgm14","country_code":"IT","type":"education","lineage":["https://openalex.org/I201324441"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"H. F. Tatenguem","raw_affiliation_strings":["University of Ferrara, Ferrara, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Ferrara, Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010239929","display_name":"Daniele Ludovici","orcid":null},"institutions":[{"id":"https://openalex.org/I201324441","display_name":"University of Ferrara","ror":"https://ror.org/041zkgm14","country_code":"IT","type":"education","lineage":["https://openalex.org/I201324441"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"D. Ludovici","raw_affiliation_strings":["University of Ferrara, Ferrara, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Ferrara, Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027446961","display_name":"Alessandro Strano","orcid":null},"institutions":[{"id":"https://openalex.org/I201324441","display_name":"University of Ferrara","ror":"https://ror.org/041zkgm14","country_code":"IT","type":"education","lineage":["https://openalex.org/I201324441"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Strano","raw_affiliation_strings":["University of Ferrara, Ferrara, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Ferrara, Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011268330","display_name":"Davide Bertozzi","orcid":"https://orcid.org/0000-0001-7462-4551"},"institutions":[{"id":"https://openalex.org/I201324441","display_name":"University of Ferrara","ror":"https://ror.org/041zkgm14","country_code":"IT","type":"education","lineage":["https://openalex.org/I201324441"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"D. Bertozzi","raw_affiliation_strings":["University of Ferrara, Ferrara, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Ferrara, Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066075320","display_name":"Helmut Reinig","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094487","display_name":"Intel (Germany)","ror":"https://ror.org/00m2x0g47","country_code":"DE","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210094487"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"H. Reinig","raw_affiliation_strings":["Intel Mobile Communications, Munich, Germany","[Intel Mobile Communications, Munich, Germany]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Mobile Communications, Munich, Germany","institution_ids":["https://openalex.org/I4210094487"]},{"raw_affiliation_string":"[Intel Mobile Communications, Munich, Germany]","institution_ids":["https://openalex.org/I4210094487"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.572,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.58425913,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"37","last_page":"42"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.8677117824554443},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8227361440658569},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.628677487373352},{"id":"https://openalex.org/keywords/homogeneous","display_name":"Homogeneous","score":0.5976163744926453},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.56365567445755},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5592848658561707},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4647478461265564},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4554848074913025},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.443525105714798},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42771488428115845},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.3593953251838684},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08281189203262329}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.8677117824554443},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8227361440658569},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.628677487373352},{"id":"https://openalex.org/C66882249","wikidata":"https://www.wikidata.org/wiki/Q169336","display_name":"Homogeneous","level":2,"score":0.5976163744926453},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.56365567445755},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5592848658561707},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4647478461265564},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4554848074913025},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.443525105714798},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42771488428115845},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.3593953251838684},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08281189203262329},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2076501.2076509","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2076501.2076509","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 4th International Workshop on Network on Chip Architectures","raw_type":"proceedings-article"},{"id":"pmh:oai:iris.unife.it:11392/1552214","is_oa":false,"landing_page_url":"http://hdl.handle.net/11392/1552214","pdf_url":null,"source":{"id":"https://openalex.org/S4306400369","display_name":"Institutional Research Information System University of Ferrara (University of Ferrara)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I201324441","host_organization_name":"University of Ferrara","host_organization_lineage":["https://openalex.org/I201324441"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G8243993830","display_name":null,"funder_award_id":"FP7-ICT-248972","funder_id":"https://openalex.org/F4320334960","funder_display_name":"Seventh Framework Programme"}],"funders":[{"id":"https://openalex.org/F4320334960","display_name":"Seventh Framework Programme","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320338370","display_name":"FP7 Information and Communication Technologies","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1544623790","https://openalex.org/W1972827198","https://openalex.org/W1975703516","https://openalex.org/W1997188504","https://openalex.org/W2035024806","https://openalex.org/W2043688700","https://openalex.org/W2071979687","https://openalex.org/W2084691364","https://openalex.org/W2113615756","https://openalex.org/W2114453311","https://openalex.org/W2116175063","https://openalex.org/W2136994107","https://openalex.org/W2139193411","https://openalex.org/W2140427713","https://openalex.org/W2150585795","https://openalex.org/W2157314248","https://openalex.org/W2162867364","https://openalex.org/W2168082067","https://openalex.org/W2745045259","https://openalex.org/W3144514467","https://openalex.org/W3145659410","https://openalex.org/W6721567165"],"related_works":["https://openalex.org/W1976012348","https://openalex.org/W2614713859","https://openalex.org/W2002682434","https://openalex.org/W4387782849","https://openalex.org/W2137671689","https://openalex.org/W2113449380","https://openalex.org/W2012131147","https://openalex.org/W3146394219","https://openalex.org/W2157008728","https://openalex.org/W2016942572"],"abstract_inverted_index":{"Fine-grained":[0],"(per-core)":[1],"multi-synchronous":[2,19],"systems":[3],"calls":[4],"for":[5],"new":[6,10],"clocking":[7],"strategies":[8],"and":[9,61],"architecture":[11],"design":[12],"techniques.":[13],"This":[14],"paper":[15],"compares":[16],"two":[17,59],"fundamental":[18],"implementation":[20],"variants":[21],"based":[22],"on":[23],"the":[24,38,47,58,62,72],"extensive":[25],"use":[26],"of":[27,41,49,64,75],"dual-clock":[28],"FIFOs":[29],"vs":[30],"mesochronous":[31],"synchronizers":[32,42],"respectively.":[33],"The":[34],"architecture-homogeneous":[35],"experimental":[36],"setting,":[37],"cost-effective":[39],"merging":[40],"with":[43],"NoC":[44],"switch":[45],"buffers,":[46],"sharing":[48],"as":[50,55],"many":[51],"physical":[52],"synthesis":[53],"steps":[54],"possible":[56],"between":[57],"architectures":[60],"requirements":[63],"a":[65],"realistic":[66],"full-HD":[67],"video":[68],"playback":[69],"application":[70],"are":[71],"key":[73],"innovations":[74],"this":[76],"study.":[77]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2016-06-24T00:00:00"}