{"id":"https://openalex.org/W1987067108","doi":"https://doi.org/10.1145/2039370.2039435","title":"System-level design exploration for 3-D stacked memory architectures","display_name":"System-level design exploration for 3-D stacked memory architectures","publication_year":2011,"publication_date":"2011-10-09","ids":{"openalex":"https://openalex.org/W1987067108","doi":"https://doi.org/10.1145/2039370.2039435","mag":"1987067108"},"language":"en","primary_location":{"id":"doi:10.1145/2039370.2039435","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2039370.2039435","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102822708","display_name":"Chi\u2010Hung Lin","orcid":"https://orcid.org/0000-0003-1911-0034"},"institutions":[{"id":"https://openalex.org/I142066694","display_name":"ITRI International","ror":"https://ror.org/04wwsbd59","country_code":"US","type":"facility","lineage":["https://openalex.org/I142066694"]},{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW","US"],"is_corresponding":false,"raw_author_name":"Chi-Hung Lin","raw_affiliation_strings":["Industrial Technology Research Institute, Hsinchu, Taiwan Roc","Information and Communications Research Lab, Industrial Technology Research Institute, Hsinchu, Taiwan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Industrial Technology Research Institute, Hsinchu, Taiwan Roc","institution_ids":["https://openalex.org/I4210148468"]},{"raw_affiliation_string":"Information and Communications Research Lab, Industrial Technology Research Institute, Hsinchu, Taiwan#TAB#","institution_ids":["https://openalex.org/I142066694"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102134334","display_name":"Wen-Tsan Hsieh","orcid":null},"institutions":[{"id":"https://openalex.org/I142066694","display_name":"ITRI International","ror":"https://ror.org/04wwsbd59","country_code":"US","type":"facility","lineage":["https://openalex.org/I142066694"]},{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW","US"],"is_corresponding":false,"raw_author_name":"Wen-Tsan Hsieh","raw_affiliation_strings":["Industrial Technology Research Institute, Hsinchu, Taiwan Roc","Information and Communications Research Lab, Industrial Technology Research Institute, Hsinchu, Taiwan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Industrial Technology Research Institute, Hsinchu, Taiwan Roc","institution_ids":["https://openalex.org/I4210148468"]},{"raw_affiliation_string":"Information and Communications Research Lab, Industrial Technology Research Institute, Hsinchu, Taiwan#TAB#","institution_ids":["https://openalex.org/I142066694"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111829321","display_name":"Hsien-Ching Hsieh","orcid":null},"institutions":[{"id":"https://openalex.org/I142066694","display_name":"ITRI International","ror":"https://ror.org/04wwsbd59","country_code":"US","type":"facility","lineage":["https://openalex.org/I142066694"]},{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW","US"],"is_corresponding":false,"raw_author_name":"Hsien-Ching Hsieh","raw_affiliation_strings":["Industrial Technology Research Institute, Hsinchu, Taiwan Roc","Information and Communications Research Lab, Industrial Technology Research Institute, Hsinchu, Taiwan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Industrial Technology Research Institute, Hsinchu, Taiwan Roc","institution_ids":["https://openalex.org/I4210148468"]},{"raw_affiliation_string":"Information and Communications Research Lab, Industrial Technology Research Institute, Hsinchu, Taiwan#TAB#","institution_ids":["https://openalex.org/I142066694"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030982075","display_name":"Chun-Nan Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I142066694","display_name":"ITRI International","ror":"https://ror.org/04wwsbd59","country_code":"US","type":"facility","lineage":["https://openalex.org/I142066694"]},{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW","US"],"is_corresponding":false,"raw_author_name":"Chun-Nan Liu","raw_affiliation_strings":["Industrial Technology Research Institute, Hsinchu, Taiwan Roc","Information and Communications Research Lab, Industrial Technology Research Institute, Hsinchu, Taiwan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Industrial Technology Research Institute, Hsinchu, Taiwan Roc","institution_ids":["https://openalex.org/I4210148468"]},{"raw_affiliation_string":"Information and Communications Research Lab, Industrial Technology Research Institute, Hsinchu, Taiwan#TAB#","institution_ids":["https://openalex.org/I142066694"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111933987","display_name":"Jen-Chieh Yeh","orcid":null},"institutions":[{"id":"https://openalex.org/I142066694","display_name":"ITRI International","ror":"https://ror.org/04wwsbd59","country_code":"US","type":"facility","lineage":["https://openalex.org/I142066694"]},{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW","US"],"is_corresponding":false,"raw_author_name":"Jen-Chieh Yeh","raw_affiliation_strings":["Industrial Technology Research Institute, Hsinchu, Taiwan Roc","Information and Communications Research Lab, Industrial Technology Research Institute, Hsinchu, Taiwan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Industrial Technology Research Institute, Hsinchu, Taiwan Roc","institution_ids":["https://openalex.org/I4210148468"]},{"raw_affiliation_string":"Information and Communications Research Lab, Industrial Technology Research Institute, Hsinchu, Taiwan#TAB#","institution_ids":["https://openalex.org/I142066694"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8109,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.74998741,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"389","last_page":"390"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9905999898910522,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10783","display_name":"Additive Manufacturing and 3D Printing Technologies","score":0.9767000079154968,"subfield":{"id":"https://openalex.org/subfields/2203","display_name":"Automotive Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5911805629730225},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.5552557706832886},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.493587851524353},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45560306310653687},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.4460926651954651},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43999314308166504},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.43739914894104004},{"id":"https://openalex.org/keywords/package-on-package","display_name":"Package on package","score":0.426705539226532},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.42666497826576233},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.41764581203460693},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.4156368672847748},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39091968536376953},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3081166446208954},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2831119894981384},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.27101558446884155},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2667827904224396},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.26641079783439636},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.22751125693321228},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.19763055443763733}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5911805629730225},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.5552557706832886},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.493587851524353},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45560306310653687},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.4460926651954651},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43999314308166504},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.43739914894104004},{"id":"https://openalex.org/C184788189","wikidata":"https://www.wikidata.org/wiki/Q130652","display_name":"Package on package","level":4,"score":0.426705539226532},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.42666497826576233},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.41764581203460693},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.4156368672847748},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39091968536376953},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3081166446208954},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2831119894981384},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.27101558446884155},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2667827904224396},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.26641079783439636},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.22751125693321228},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.19763055443763733},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.0},{"id":"https://openalex.org/C165013422","wikidata":"https://www.wikidata.org/wiki/Q4388382","display_name":"Wafer dicing","level":3,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2039370.2039435","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2039370.2039435","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W3120961607","https://openalex.org/W4401568740","https://openalex.org/W2098207691","https://openalex.org/W3148568549","https://openalex.org/W1648516568","https://openalex.org/W361036515","https://openalex.org/W4392590355","https://openalex.org/W2169710001","https://openalex.org/W2542548909","https://openalex.org/W2186356227"],"abstract_inverted_index":{"Traditional":[0],"technology":[1],"scaling":[2],"of":[3,23,44],"semiconductor":[4],"chips":[5],"followed":[6],"Moore's":[7],"Law.":[8],"However,":[9],"the":[10,36,98,148,167],"transistor":[11],"performance":[12],"improvement":[13],"will":[14,19],"be":[15,76,91,118,156],"limited,":[16],"and":[17,58,101],"designer":[18],"not":[20],"see":[21],"doubling":[22],"frequency":[24],"every":[25],"two":[26],"years.":[27],"Recently,":[28],"three-dimension":[29],"integrated":[30,77],"circuits":[31],"(3-D":[32],"IC)":[33],"that":[34],"employ":[35],"vertically":[37],"through-silicon":[38],"vias":[39],"(TSVs)":[40],"for":[41,83,124],"connecting":[42],"each":[43,180],"dies":[45],"have":[46],"been":[47],"proposed.":[48],"It":[49],"is":[50,151,172],"an":[51,173],"alternative":[52],"solution":[53],"to":[54,97,183],"existent":[55],"Package-on-Package":[56],"(PoP)":[57],"System-in-Package":[59],"(SiP)":[60],"processes.":[61],"There":[62],"are":[63,130,137],"many":[64,131],"benefits":[65],"by":[66,93,158],"using":[67,94],"TSV-based":[68],"3-D":[69,122,132],"integration":[70],"technologies:":[71],"(1)":[72],"more":[73],"functionality":[74],"can":[75,90,117,155],"into":[78],"a":[79,184],"small":[80],"silicon":[81],"space":[82],"form":[84],"factor":[85],"reduction,":[86],"(2)":[87],"circuit":[88],"delay":[89],"improved":[92],"TSVs":[95],"due":[96],"shorter":[99],"interconnect":[100],"reduced":[102],"parasitic":[103],"capacitance/inductance,":[104],"(3)":[105],"different":[106],"components":[107],"with":[108,141,176,187],"incompatible":[109],"manufacturing":[110],"process":[111],"(i.e.":[112],"Logic,":[113],"DRAM,":[114],"Flash,":[115],"etc)":[116],"combined":[119],"in":[120],"single":[121],"IC":[123],"heterogeneous":[125],"integration.":[126],"In":[127],"addition,":[128],"there":[129],"multi-core":[133,144],"or":[134,145],"many-core":[135,146],"architectures":[136],"discussed":[138],"recently.":[139],"Comparing":[140],"traditional":[142],"two-dimension":[143],"architectures,":[147],"major":[149],"difference":[150],"memory":[152,160],"bandwidth":[153],"problem":[154],"addressed":[157],"stacked":[159],"architecture.":[161,178],"Intel":[162],"has":[163],"good":[164],"demonstration":[165],"through":[166],"teraflops":[168],"microprocessor":[169],"chip":[170],"which":[171],"80-core":[174],"design":[175],"memory-on-logic":[177],"And,":[179],"core":[181],"connects":[182],"256KB":[185],"SRAM":[186],"12GB/s":[188],"bandwidth.":[189]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}