{"id":"https://openalex.org/W2057268231","doi":"https://doi.org/10.1145/2039370.2039434","title":"System-level design space exploration for three-dimensional (3D) SoCs","display_name":"System-level design space exploration for three-dimensional (3D) SoCs","publication_year":2011,"publication_date":"2011-10-09","ids":{"openalex":"https://openalex.org/W2057268231","doi":"https://doi.org/10.1145/2039370.2039434","mag":"2057268231"},"language":"en","primary_location":{"id":"doi:10.1145/2039370.2039434","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2039370.2039434","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029272799","display_name":"Qiaosha Zou","orcid":"https://orcid.org/0000-0001-6662-4316"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Qiaosha Zou","raw_affiliation_strings":["The Pennsylvania State University, State College, PA, USA","Computer Science and Engineering The Pennsylvania State University University Park, PA 16802"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Pennsylvania State University, State College, PA, USA","institution_ids":["https://openalex.org/I130769515"]},{"raw_affiliation_string":"Computer Science and Engineering The Pennsylvania State University University Park, PA 16802","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100722125","display_name":"Yibo Chen","orcid":"https://orcid.org/0000-0001-6054-207X"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yibo Chen","raw_affiliation_strings":["The Pennsylvania State University, State College, PA, USA","Computer Science and Engineering The Pennsylvania State University University Park, PA 16802"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Pennsylvania State University, State College, PA, USA","institution_ids":["https://openalex.org/I130769515"]},{"raw_affiliation_string":"Computer Science and Engineering The Pennsylvania State University University Park, PA 16802","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100385336","display_name":"Yuan Xie","orcid":"https://orcid.org/0000-0003-2093-1788"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yuan Xie","raw_affiliation_strings":["The Pennsylvania State University, State College, PA, USA","Computer Science and Engineering The Pennsylvania State University University Park, PA 16802"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Pennsylvania State University, State College, PA, USA","institution_ids":["https://openalex.org/I130769515"]},{"raw_affiliation_string":"Computer Science and Engineering The Pennsylvania State University University Park, PA 16802","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091172510","display_name":"Alan P. Su","orcid":"https://orcid.org/0000-0002-5735-7700"},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Alan Su","raw_affiliation_strings":["Synopsys Inc., Hsinchu, Taiwan Roc","Synopsys Inc., Hsinchu, Taiwan Roc#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys Inc., Hsinchu, Taiwan Roc","institution_ids":[]},{"raw_affiliation_string":"Synopsys Inc., Hsinchu, Taiwan Roc#TAB#","institution_ids":["https://openalex.org/I1335490905"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"385","last_page":"388"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9936000108718872,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.8468508720397949},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6525638103485107},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.6272974610328674},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5802635550498962},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5744784474372864},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.5598950386047363},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5450220108032227},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.5362566709518433},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5130511522293091},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5073158144950867},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.47436198592185974},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.44455087184906006},{"id":"https://openalex.org/keywords/system-integration","display_name":"System integration","score":0.4297577142715454},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4226694107055664},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.41970741748809814},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.16794157028198242},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08987820148468018},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07907310128211975}],"concepts":[{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.8468508720397949},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6525638103485107},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.6272974610328674},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5802635550498962},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5744784474372864},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.5598950386047363},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5450220108032227},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.5362566709518433},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5130511522293091},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5073158144950867},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.47436198592185974},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.44455087184906006},{"id":"https://openalex.org/C19527686","wikidata":"https://www.wikidata.org/wiki/Q1665453","display_name":"System integration","level":2,"score":0.4297577142715454},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4226694107055664},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.41970741748809814},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.16794157028198242},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08987820148468018},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07907310128211975},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2039370.2039434","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2039370.2039434","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"},{"id":"pmh:oai:repository.hkust.edu.hk:1783.1-133775","is_oa":false,"landing_page_url":"http://lbdiscover.ust.hk/uresolver?url_ver=Z39.88-2004&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rfr_id=info:sid/HKUST:SPI&rft.genre=article&rft.issn=&rft.volume=&rft.issue=&rft.date=2011&rft.spage=385&rft.aulast=Zou&rft.aufirst=Qiaosha&rft.atitle=System-level+design+space+exploration+for+three-dimensional+%283D%29+SoCs&rft.title=Embedded+Systems+Week+2011%2C+ESWEEK+2011+-+Proceedings+of+the+9th+IEEE%2FACM%2FIFIP+International+Conference+on+Hardware%2FSoftware+Codesign+and+System+Synthesis%2C+CODES%2BISSS%2711","pdf_url":null,"source":{"id":"https://openalex.org/S4306401796","display_name":"Rare & Special e-Zone (The Hong Kong University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I200769079","host_organization_name":"Hong Kong University of Science and Technology","host_organization_lineage":["https://openalex.org/I200769079"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Conference paper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1541633348","https://openalex.org/W1553329297","https://openalex.org/W1607765501","https://openalex.org/W1987131925","https://openalex.org/W1990018113","https://openalex.org/W1998547487","https://openalex.org/W2023264348","https://openalex.org/W2041644560","https://openalex.org/W2063002651","https://openalex.org/W2119428232","https://openalex.org/W2159803950","https://openalex.org/W2170834292","https://openalex.org/W2556917441"],"related_works":["https://openalex.org/W4281926497","https://openalex.org/W2042762783","https://openalex.org/W2269990635","https://openalex.org/W3146054601","https://openalex.org/W2548514518","https://openalex.org/W2129188682","https://openalex.org/W2064115172","https://openalex.org/W4240845158","https://openalex.org/W2046679083","https://openalex.org/W2086278389"],"abstract_inverted_index":{"Three-dimensional":[0],"(3D)":[1],"ICs":[2],"promise":[3],"to":[4,77,84],"overcome":[5],"barriers":[6],"in":[7],"integration":[8,35],"density":[9],"and":[10,31,39,63,83],"interconnect":[11],"scaling":[12],"by":[13],"leveraging":[14],"fast,":[15],"dense":[16],"inter-die":[17],"vias,":[18],"thereby":[19],"offering":[20],"benefits":[21],"of":[22],"improved":[23],"performance,":[24,98],"higher":[25],"memory":[26],"bandwidth,":[27],"smaller":[28],"form":[29,96],"factors,":[30],"heterogeneous":[32],"integration.":[33,70],"3D":[34,68],"provides":[36],"additional":[37],"architectural":[38],"technology-related":[40],"design":[41,51,61,81,89,93],"options":[42],"for":[43,67,91],"future":[44],"system-on-chip":[45],"(SoC)":[46],"designs,":[47],"making":[48],"the":[49,79,87],"early":[50],"space":[52,82],"exploration":[53],"more":[54],"critical.":[55],"This":[56],"paper":[57],"proposes":[58],"a":[59],"system-level":[60],"partition":[62],"hardware/software":[64],"co-synthesis":[65],"framework":[66],"SoC":[69],"The":[71],"proposed":[72],"methodology":[73],"can":[74],"be":[75],"used":[76],"explore":[78],"enlarged":[80],"find":[85],"out":[86],"optimal":[88],"choices":[90],"given":[92],"constraints":[94],"including":[95],"factor,":[97],"power,":[99],"or":[100],"yield.":[101]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}