{"id":"https://openalex.org/W2115008815","doi":"https://doi.org/10.1145/2039370.2039405","title":"Optimal memory controller placement for chip multiprocessor","display_name":"Optimal memory controller placement for chip multiprocessor","publication_year":2011,"publication_date":"2011-10-09","ids":{"openalex":"https://openalex.org/W2115008815","doi":"https://doi.org/10.1145/2039370.2039405","mag":"2115008815"},"language":"en","primary_location":{"id":"doi:10.1145/2039370.2039405","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2039370.2039405","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027304804","display_name":"Thomas Canhao Xu","orcid":"https://orcid.org/0000-0003-1072-0792"},"institutions":[{"id":"https://openalex.org/I183173800","display_name":"Turku Centre for Computer Science","ror":"https://ror.org/00vy7ed73","country_code":"FI","type":"facility","lineage":["https://openalex.org/I130217899","https://openalex.org/I155660961","https://openalex.org/I183173800"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Thomas Canhao Xu","raw_affiliation_strings":["Turku Center for Computer Science (TUCS), Turku, Finland","Turku Center for Computer, Science (TUCS), 20520, Turku, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Turku Center for Computer Science (TUCS), Turku, Finland","institution_ids":["https://openalex.org/I183173800"]},{"raw_affiliation_string":"Turku Center for Computer, Science (TUCS), 20520, Turku, Finland","institution_ids":["https://openalex.org/I183173800"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019546150","display_name":"Pasi Liljeberg","orcid":"https://orcid.org/0000-0002-9392-3589"},"institutions":[{"id":"https://openalex.org/I155660961","display_name":"University of Turku","ror":"https://ror.org/05vghhr25","country_code":"FI","type":"education","lineage":["https://openalex.org/I155660961"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Pasi Liljeberg","raw_affiliation_strings":["University of Turku, Turku, Finland","Department of Information Technology, University of Turku, 20014 Turku, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Turku, Turku, Finland","institution_ids":["https://openalex.org/I155660961"]},{"raw_affiliation_string":"Department of Information Technology, University of Turku, 20014 Turku, Finland","institution_ids":["https://openalex.org/I155660961"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5003371230","display_name":"Hannu Tenhunen","orcid":"https://orcid.org/0000-0003-1959-6513"},"institutions":[{"id":"https://openalex.org/I155660961","display_name":"University of Turku","ror":"https://ror.org/05vghhr25","country_code":"FI","type":"education","lineage":["https://openalex.org/I155660961"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Hannu Tenhunen","raw_affiliation_strings":["University of Turku, Turku, Finland","Department of Information Technology, University of Turku, 20014 Turku, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Turku, Turku, Finland","institution_ids":["https://openalex.org/I155660961"]},{"raw_affiliation_string":"Department of Information Technology, University of Turku, 20014 Turku, Finland","institution_ids":["https://openalex.org/I155660961"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"217","last_page":"226"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.8619581460952759},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7721806764602661},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.5819934606552124},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5435971021652222},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5396795868873596},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.48994511365890503},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.47774380445480347},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.47381889820098877},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.4597257971763611},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.454365998506546},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.4503556191921234},{"id":"https://openalex.org/keywords/parsec","display_name":"Parsec","score":0.44790124893188477},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.44646644592285156},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.42778629064559937},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.41330277919769287},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.412391722202301},{"id":"https://openalex.org/keywords/distributed-memory","display_name":"Distributed memory","score":0.41034388542175293},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3902423083782196},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.37710195779800415},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.29294681549072266},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2922419309616089},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.2141299843788147},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.12892460823059082}],"concepts":[{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.8619581460952759},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7721806764602661},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.5819934606552124},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5435971021652222},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5396795868873596},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.48994511365890503},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.47774380445480347},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.47381889820098877},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.4597257971763611},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.454365998506546},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.4503556191921234},{"id":"https://openalex.org/C44060867","wikidata":"https://www.wikidata.org/wiki/Q12129","display_name":"Parsec","level":3,"score":0.44790124893188477},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.44646644592285156},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.42778629064559937},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.41330277919769287},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.412391722202301},{"id":"https://openalex.org/C91481028","wikidata":"https://www.wikidata.org/wiki/Q1054686","display_name":"Distributed memory","level":3,"score":0.41034388542175293},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3902423083782196},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.37710195779800415},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.29294681549072266},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2922419309616089},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.2141299843788147},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12892460823059082},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C150846664","wikidata":"https://www.wikidata.org/wiki/Q7602306","display_name":"Stars","level":2,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2039370.2039405","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2039370.2039405","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.6499999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1964316448","https://openalex.org/W1979418125","https://openalex.org/W2005646196","https://openalex.org/W2095314640","https://openalex.org/W2102871765","https://openalex.org/W2106342588","https://openalex.org/W2120635877","https://openalex.org/W2123184444","https://openalex.org/W2125357468","https://openalex.org/W2126372249","https://openalex.org/W2143207886","https://openalex.org/W2145021036","https://openalex.org/W2155371841","https://openalex.org/W2162838417","https://openalex.org/W2166151045","https://openalex.org/W2169875292","https://openalex.org/W2171589621","https://openalex.org/W4234856694","https://openalex.org/W4241980651","https://openalex.org/W4254256063"],"related_works":["https://openalex.org/W2019238062","https://openalex.org/W3008068282","https://openalex.org/W2145210935","https://openalex.org/W1993089791","https://openalex.org/W2155373950","https://openalex.org/W4243618206","https://openalex.org/W3029446734","https://openalex.org/W2044064773","https://openalex.org/W2138825797","https://openalex.org/W2587873888"],"abstract_inverted_index":{"In":[0],"this":[1,63],"paper,":[2],"we":[3],"analyze":[4],"and":[5,41,107,114,135,150,163],"compare":[6],"different":[7],"placements":[8],"of":[9,19,51,69,87,121],"memory":[10,36,43,53,70,89,102,122],"controllers":[11,54,71,90,123],"for":[12,33,117],"Chip":[13],"Multiprocessors":[14],"(CMPs).":[15],"As":[16],"the":[17,66,85,119,143,167],"number":[18],"cores":[20],"increases,":[21],"Network-on-Chip":[22],"(NoC)":[23],"based":[24],"architectures":[25],"are":[26,158],"proposed":[27],"as":[28,137],"a":[29,46,73,77,111,175],"promising":[30],"interconnect":[31],"technique":[32],"CMP.":[34],"The":[35,49],"bandwidth":[37],"between":[38],"on-chip":[39],"components":[40],"off-chip":[42],"has":[44],"become":[45],"critical":[47],"problem.":[48,64],"integration":[50],"more":[52],"on":[55,80],"chip":[56],"is":[57,105,140],"one":[58],"feasible":[59],"way":[60],"to":[61,179],"solve":[62],"However,":[65],"physical":[67],"location":[68],"in":[72,91,124,154],"mesh-based":[74],"NoC":[75],"have":[76,97],"significant":[78],"impact":[79],"system":[81],"performance.":[82],"We":[83,109],"investigate":[84],"placement":[86,104,120,157],"multiple":[88],"an":[92],"8x8":[93],"NoC.":[94],"Several":[95],"metrics":[96],"been":[98],"analyzed.":[99],"An":[100],"optimal":[101,156],"controller":[103],"found":[106],"evaluated.":[108],"propose":[110],"generic":[112],"\"divide":[113],"conquer\"":[115],"method":[116],"solving":[118],"large":[125],"NoCs.":[126],"By":[127],"using":[128],"applications":[129],"selected":[130],"from":[131],"SPLASH-2,":[132],"PARSEC,":[133],"TPC":[134],"SPEC":[136],"benchmarks,":[138],"it":[139],"shown":[141],"that":[142],"average":[144,147],"network":[145],"latency,":[146],"link":[148],"utilization":[149],"performance":[151],"power":[152],"product":[153],"our":[155],"reduced":[159],"by":[160],"7.63%,":[161],"10.44%":[162],"13.94%":[164],"compared":[165],"with":[166],"conventional":[168],"two-sides":[169],"placement,":[170],"respectively.":[171],"This":[172],"paper":[173],"gives":[174],"solid":[176],"theoretical":[177],"foundation":[178],"future":[180],"CMP":[181],"design.":[182]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":4}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}