{"id":"https://openalex.org/W2005719122","doi":"https://doi.org/10.1145/2039370.2039393","title":"Symbolic design space exploration for multi-mode reconfigurable systems","display_name":"Symbolic design space exploration for multi-mode reconfigurable systems","publication_year":2011,"publication_date":"2011-10-09","ids":{"openalex":"https://openalex.org/W2005719122","doi":"https://doi.org/10.1145/2039370.2039393","mag":"2005719122"},"language":"en","primary_location":{"id":"doi:10.1145/2039370.2039393","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2039370.2039393","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036056755","display_name":"Stefan Wildermann","orcid":"https://orcid.org/0000-0002-4324-2187"},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Stefan Wildermann","raw_affiliation_strings":["University of Erlangen-Nuremberg, Erlangen, Germany","University of Erlangen - Nuremberg, Erlangen, Germany#TAB#"],"affiliations":[{"raw_affiliation_string":"University of Erlangen-Nuremberg, Erlangen, Germany","institution_ids":["https://openalex.org/I181369854"]},{"raw_affiliation_string":"University of Erlangen - Nuremberg, Erlangen, Germany#TAB#","institution_ids":["https://openalex.org/I181369854"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077098249","display_name":"Felix Reimann","orcid":"https://orcid.org/0000-0002-9590-6811"},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Felix Reimann","raw_affiliation_strings":["University of Erlangen-Nuremberg, Erlangen, Germany","University of Erlangen - Nuremberg, Erlangen, Germany#TAB#"],"affiliations":[{"raw_affiliation_string":"University of Erlangen-Nuremberg, Erlangen, Germany","institution_ids":["https://openalex.org/I181369854"]},{"raw_affiliation_string":"University of Erlangen - Nuremberg, Erlangen, Germany#TAB#","institution_ids":["https://openalex.org/I181369854"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078280066","display_name":"Daniel Ziener","orcid":"https://orcid.org/0000-0001-6449-9208"},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Daniel Ziener","raw_affiliation_strings":["University of Erlangen-Nuremberg, Erlangen, Germany","University of Erlangen - Nuremberg, Erlangen, Germany#TAB#"],"affiliations":[{"raw_affiliation_string":"University of Erlangen-Nuremberg, Erlangen, Germany","institution_ids":["https://openalex.org/I181369854"]},{"raw_affiliation_string":"University of Erlangen - Nuremberg, Erlangen, Germany#TAB#","institution_ids":["https://openalex.org/I181369854"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076672029","display_name":"J\u00fcrgen Teich","orcid":"https://orcid.org/0000-0001-6285-5862"},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"J\u00fcrgen Teich","raw_affiliation_strings":["University of Erlangen-Nuremberg, Erlangen, Germany","University of Erlangen - Nuremberg, Erlangen, Germany#TAB#"],"affiliations":[{"raw_affiliation_string":"University of Erlangen-Nuremberg, Erlangen, Germany","institution_ids":["https://openalex.org/I181369854"]},{"raw_affiliation_string":"University of Erlangen - Nuremberg, Erlangen, Germany#TAB#","institution_ids":["https://openalex.org/I181369854"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5036056755"],"corresponding_institution_ids":["https://openalex.org/I181369854"],"apc_list":null,"apc_paid":null,"fwci":2.0615,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.87229537,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"129","last_page":"138"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8359942436218262},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8082440495491028},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6069633364677429},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.6033351421356201},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.595296323299408},{"id":"https://openalex.org/keywords/solver","display_name":"Solver","score":0.5583232045173645},{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.5550810098648071},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5288575291633606},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4939613938331604},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.479030042886734},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.46309423446655273},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.45238709449768066},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4340669810771942},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4271019697189331},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.4269745647907257},{"id":"https://openalex.org/keywords/mode","display_name":"Mode (computer interface)","score":0.4255560636520386},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.41574642062187195},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1349179744720459},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11825662851333618}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8359942436218262},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8082440495491028},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6069633364677429},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.6033351421356201},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.595296323299408},{"id":"https://openalex.org/C2778770139","wikidata":"https://www.wikidata.org/wiki/Q1966904","display_name":"Solver","level":2,"score":0.5583232045173645},{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.5550810098648071},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5288575291633606},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4939613938331604},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.479030042886734},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.46309423446655273},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.45238709449768066},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4340669810771942},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4271019697189331},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.4269745647907257},{"id":"https://openalex.org/C48677424","wikidata":"https://www.wikidata.org/wiki/Q6888088","display_name":"Mode (computer interface)","level":2,"score":0.4255560636520386},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.41574642062187195},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1349179744720459},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11825662851333618},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2039370.2039393","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2039370.2039393","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.460.5740","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.460.5740","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"https://www12.informatik.uni-erlangen.de/publications/pub2011/WRZT11.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.46000000834465027,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W163343403","https://openalex.org/W1483813241","https://openalex.org/W1582823543","https://openalex.org/W2000199097","https://openalex.org/W2104493335","https://openalex.org/W2120335261","https://openalex.org/W2128177125","https://openalex.org/W2128492110","https://openalex.org/W2128637218","https://openalex.org/W2130088991","https://openalex.org/W2130193491","https://openalex.org/W2138964083","https://openalex.org/W2141754382","https://openalex.org/W2148583999","https://openalex.org/W2154002295","https://openalex.org/W2154531151","https://openalex.org/W2162934117","https://openalex.org/W2166548719","https://openalex.org/W2167183985","https://openalex.org/W2170077922","https://openalex.org/W2175584145","https://openalex.org/W3146120420","https://openalex.org/W3148341734","https://openalex.org/W4236093894","https://openalex.org/W4243137489","https://openalex.org/W6684636217"],"related_works":["https://openalex.org/W2152623100","https://openalex.org/W2096417281","https://openalex.org/W25204318","https://openalex.org/W2077035242","https://openalex.org/W2138895528","https://openalex.org/W3042643149","https://openalex.org/W1999203047","https://openalex.org/W3201977823","https://openalex.org/W2362203107","https://openalex.org/W2084703527"],"abstract_inverted_index":{"In":[0,48,67],"today's":[1],"complex":[2],"embedded":[3],"systems":[4,147],"not":[5],"all":[6,10],"applications":[7],"are":[8],"running":[9],"the":[11,16,23,53,57,78,116,123,160,170,173,183],"time,":[12],"but":[13],"depend":[14],"on":[15,64,86,148,157],"operational":[17],"mode.":[18],"By":[19],"incorporating":[20],"knowledge":[21],"about":[22],"temporal":[24,54],"behavior":[25,55],"of":[26,38,56,80,93,110,125,172,178,182],"such":[27],"multi-mode":[28,146],"systems,":[29],"it":[30],"is":[31,141],"possible":[32],"to":[33,76,100,187],"share":[34],"hardware":[35],"by":[36,59,155],"means":[37],"partial":[39],"reconfiguration,":[40],"and":[41,45,114,180],"thus,":[42],"reduce":[43],"costs":[44],"improve":[46],"performance.":[47],"this":[49,94,154],"paper,":[50],"we":[51,69],"specify":[52],"functionality":[58],"applying":[60,164],"known":[61],"models":[62],"based":[63],"state":[65],"machines.":[66],"addition,":[68],"introduce":[70],"an":[71],"architectural":[72],"model":[73],"that":[74],"allows":[75,99],"express":[77],"characteristics":[79],"nowadays":[81],"partially":[82,111],"reconfigurable":[83,112,150],"architectures,":[84],"focusing":[85],"FPGAs.":[87],"We":[88,152],"develop":[89],"a":[90,102,130,134],"symbolic":[91],"encoding":[92,121],"novel":[95],"system":[96,104,189],"specification,":[97],"which":[98],"perform":[101],"unified":[103],"synthesis":[105,190],"for":[106,144],"allocation,":[107],"binding,":[108],"placement":[109],"modules,":[113],"routing":[115],"on-chip":[117],"communication.":[118],"The":[119,138,167],"proposed":[120,139],"enables":[122],"use":[124],"sophisticated":[126],"optimization":[127],"techniques,":[128],"coupling":[129],"SAT":[131],"solver":[132],"with":[133],"Multi-objective":[135],"Evolutionary":[136],"Algorithm.":[137],"methodology":[140],"highly":[142],"applicable":[143],"building":[145],"advanced":[149],"technology.":[151,166],"demonstrate":[153],"experiments":[156],"test-cases":[158],"from":[159],"image":[161],"processing":[162],"domain":[163],"state-of-the-art":[165],"results":[168],"show":[169],"superiority":[171],"presented":[174],"approach":[175],"in":[176],"terms":[177],"run-time":[179],"quality":[181],"found":[184],"solutions":[185],"compared":[186],"existing":[188],"approaches.":[191]},"counts_by_year":[{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}