{"id":"https://openalex.org/W2079842646","doi":"https://doi.org/10.1145/2038698.2038731","title":"Vector class on limited local memory (LLM) multi-core processors","display_name":"Vector class on limited local memory (LLM) multi-core processors","publication_year":2011,"publication_date":"2011-10-09","ids":{"openalex":"https://openalex.org/W2079842646","doi":"https://doi.org/10.1145/2038698.2038731","mag":"2079842646"},"language":"en","primary_location":{"id":"doi:10.1145/2038698.2038731","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2038698.2038731","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 14th international conference on Compilers, architectures and synthesis for embedded systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058762520","display_name":"Ke Bai","orcid":"https://orcid.org/0000-0001-6025-6903"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ke Bai","raw_affiliation_strings":["Arizona State University, Tempe, AZ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036982596","display_name":"Di Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Di Lu","raw_affiliation_strings":["Arizona State University, Tempe, AZ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044172378","display_name":"Aviral Shrivastava","orcid":"https://orcid.org/0000-0002-1075-897X"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aviral Shrivastava","raw_affiliation_strings":["Arizona State University, Tempe, AZ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I55732556"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"215","last_page":"224"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6603054404258728},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6141876578330994},{"id":"https://openalex.org/keywords/class","display_name":"Class (philosophy)","score":0.5858176946640015},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.5507225394248962},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.47825589776039124},{"id":"https://openalex.org/keywords/out-of-core-algorithm","display_name":"Out-of-core algorithm","score":0.4552340805530548},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3528065085411072},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.14017832279205322},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09409987926483154}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6603054404258728},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6141876578330994},{"id":"https://openalex.org/C2777212361","wikidata":"https://www.wikidata.org/wiki/Q5127848","display_name":"Class (philosophy)","level":2,"score":0.5858176946640015},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.5507225394248962},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.47825589776039124},{"id":"https://openalex.org/C79470037","wikidata":"https://www.wikidata.org/wiki/Q279748","display_name":"Out-of-core algorithm","level":2,"score":0.4552340805530548},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3528065085411072},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.14017832279205322},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09409987926483154}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2038698.2038731","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2038698.2038731","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 14th international conference on Compilers, architectures and synthesis for embedded systems","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.470.8893","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.470.8893","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.public.asu.edu/~kbai3/index.files/STL_CASES2011.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1563054905","https://openalex.org/W1589642040","https://openalex.org/W1686420892","https://openalex.org/W1963494026","https://openalex.org/W1972080618","https://openalex.org/W2023126431","https://openalex.org/W2072902848","https://openalex.org/W2133197415","https://openalex.org/W2144643978","https://openalex.org/W2148228186","https://openalex.org/W2149590159","https://openalex.org/W2161445662","https://openalex.org/W2172296269","https://openalex.org/W4240063229","https://openalex.org/W4241715812","https://openalex.org/W4255936377","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W1542410906","https://openalex.org/W197049984","https://openalex.org/W1993191611","https://openalex.org/W2023938924","https://openalex.org/W2918840249","https://openalex.org/W1991859582","https://openalex.org/W2110053126","https://openalex.org/W2316512426","https://openalex.org/W2104702637","https://openalex.org/W2079303253"],"abstract_inverted_index":{"Limited":[0],"Local":[1],"Memory":[2],"(LLM)":[3],"multi-core":[4,109],"architecture":[5,24],"is":[6,19,39,42,46],"a":[7,20,47,64,93,147],"promising":[8],"solution":[9,113],"for":[10],"scalable":[11,112],"memory":[12,23,72,102,123],"hierarchy.":[13],"LLM":[14,75,108],"architecture,":[15,76],"e.g.,":[16],"IBM":[17],"Cell/B.E.":[18],"purely":[21],"distributed":[22],"in":[25,51,73,99,104],"which":[26,58],"each":[27,105],"core":[28,106],"can":[29,114,172,183],"directly":[30],"access":[31],"only":[32],"its":[33],"small":[34,70],"local":[35,101,126],"memory,":[36],"and":[37,91,124],"that":[38,168],"why":[40],"it":[41,84],"extremely":[43],"power-efficient.":[44],"Vector":[45],"popular":[48],"container":[49],"class":[50,98,139,171,178],"the":[52,60,69,74,100,120,125,151,156,162,174,181],"C++":[53],"Standard":[54],"Template":[55],"Library":[56],"(STL),":[57],"provides":[59],"functionality":[61],"similar":[62],"to":[63,68,95,140,149],"dynamic":[65],"array.":[66],"Due":[67],"non-virtualized":[71],"vector":[77,97,117,138,157,170,177],"library":[78],"implementation":[79],"cannot":[80],"be":[81,184],"used":[82],"as":[83],"is.":[85],"In":[86,128],"this":[87],"paper,":[88],"we":[89],"propose":[90,146],"implement":[92],"scheme":[94],"manage":[96],"present":[103],"of":[107,153,176],"architecture.":[110],"Our":[111],"transparently":[115],"maintain":[116],"data":[118,131],"between":[119],"shared":[121],"global":[122,163],"memories.":[127],"addition,":[129],"different":[130],"transfer":[132],"granularities":[133],"are":[134,159],"provided":[135],"by":[136],"our":[137,169],"achieve":[141],"better":[142],"performance.":[143],"We":[144],"also":[145],"mechanism":[148],"ensure":[150],"validity":[152],"pointers-to-elements":[154],"when":[155],"elements":[158],"moved":[160],"into":[161],"memory.":[164],"Experimental":[165],"result":[166],"shows":[167],"improve":[173],"programmability":[175],"significantly":[179],"while":[180],"overhead":[182],"contained":[185],"within":[186],"7%.":[187]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":6},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}