{"id":"https://openalex.org/W2152510163","doi":"https://doi.org/10.1145/2024724.2024942","title":"A closed-form expression for estimating minimum operating voltage (V <sub>DDmin</sub> ) of CMOS logic gates","display_name":"A closed-form expression for estimating minimum operating voltage (V <sub>DDmin</sub> ) of CMOS logic gates","publication_year":2011,"publication_date":"2011-06-05","ids":{"openalex":"https://openalex.org/W2152510163","doi":"https://doi.org/10.1145/2024724.2024942","mag":"2152510163"},"language":"en","primary_location":{"id":"doi:10.1145/2024724.2024942","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2024724.2024942","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 48th Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004321250","display_name":"Hiroshi Fuketa","orcid":"https://orcid.org/0000-0003-0171-6679"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Hiroshi Fuketa","raw_affiliation_strings":["University of Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"University of Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102159663","display_name":"Satoshi Iida","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Satoshi Iida","raw_affiliation_strings":["University of Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"University of Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036785948","display_name":"Tadashi Yasufuku","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tadashi Yasufuku","raw_affiliation_strings":["University of Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"University of Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003282110","display_name":"Makoto Takamiya","orcid":"https://orcid.org/0000-0003-0289-7790"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Makoto Takamiya","raw_affiliation_strings":["University of Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"University of Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101431510","display_name":"Masahiro Nomura","orcid":"https://orcid.org/0000-0002-4945-5984"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Masahiro Nomura","raw_affiliation_strings":["Semiconductor Technology Academic Research Center (STARC), Japan"],"affiliations":[{"raw_affiliation_string":"Semiconductor Technology Academic Research Center (STARC), Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008563407","display_name":"Hirofumi Shinohara","orcid":"https://orcid.org/0000-0001-5589-8397"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hirofumi Shinohara","raw_affiliation_strings":["Semiconductor Technology Academic Research Center (STARC), Japan"],"affiliations":[{"raw_affiliation_string":"Semiconductor Technology Academic Research Center (STARC), Japan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112189116","display_name":"Takayasu Sakurai","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takayasu Sakurai","raw_affiliation_strings":["University of Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"University of Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5004321250"],"corresponding_institution_ids":["https://openalex.org/I74801974"],"apc_list":null,"apc_paid":null,"fwci":4.5044,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.95011208,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"984","last_page":"989"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.9281613826751709},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.76155686378479},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.700421929359436},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.6872851252555847},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5847633481025696},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5759884119033813},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5545660853385925},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.46421554684638977},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.452053040266037},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4217078685760498},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.41926732659339905},{"id":"https://openalex.org/keywords/integrated-injection-logic","display_name":"Integrated injection logic","score":0.41050955653190613},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.38764575123786926},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3840572237968445},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3307844400405884},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.3236422538757324},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2977107763290405},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28947702050209045}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.9281613826751709},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.76155686378479},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.700421929359436},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.6872851252555847},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5847633481025696},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5759884119033813},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5545660853385925},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.46421554684638977},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.452053040266037},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4217078685760498},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.41926732659339905},{"id":"https://openalex.org/C159903706","wikidata":"https://www.wikidata.org/wiki/Q173574","display_name":"Integrated injection logic","level":5,"score":0.41050955653190613},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.38764575123786926},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3840572237968445},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3307844400405884},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.3236422538757324},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2977107763290405},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28947702050209045},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2024724.2024942","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2024724.2024942","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 48th Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7900000214576721,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W649475307","https://openalex.org/W1841730948","https://openalex.org/W2034182926","https://openalex.org/W2038147876","https://openalex.org/W2097579177","https://openalex.org/W2153378565","https://openalex.org/W2165937465","https://openalex.org/W2396357457"],"related_works":["https://openalex.org/W4386261925","https://openalex.org/W2048420745","https://openalex.org/W2082944690","https://openalex.org/W2263373136","https://openalex.org/W1914349328","https://openalex.org/W2104885411","https://openalex.org/W2478796561","https://openalex.org/W91469557","https://openalex.org/W4245780952","https://openalex.org/W2152562936"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,8,41,114],"closed-form":[4],"expression":[5,80,106],"for":[6],"estimating":[7],"minimum":[9,24],"operating":[10],"voltage":[11,26,71],"(VDDmin)":[12],"of":[13,34,44,47,49,52,64,96],"CMOS":[14,116],"logic":[15,53],"gates":[16,54],"is":[17,20,58,81,107],"proposed.":[18],"VDDmin":[19,33,95],"defined":[21],"as":[22,40],"the":[23,45,50,61,65,69],"supply":[25],"at":[27],"which":[28],"circuits":[29,36],"can":[30,37,99],"operate":[31],"correctly.":[32],"combinational":[35],"be":[38,100],"written":[39],"linear":[42],"function":[43],"square-root":[46],"logarithm":[48],"number":[51],"and":[55,75],"its":[56],"slope":[57],"proportional":[59],"to":[60],"standard":[62],"deviation":[63],"within-die":[66],"variation":[67],"in":[68,113],"threshold":[70],"difference":[72],"between":[73],"PMOS":[74],"NMOS":[76],"transistors.":[77],"The":[78,91,105],"proposed":[79],"verified":[82,109],"with":[83,110],"Monte":[84],"Carlo":[85],"simulations":[86],"using":[87],"various":[88],"gate":[89],"chains.":[90],"verification":[92],"reveals":[93],"that":[94],"inverter":[97],"chains":[98],"estimated":[101],"within":[102],"11%":[103],"error.":[104],"also":[108],"silicon":[111],"measurements":[112],"65nm":[115],"process.":[117]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}