{"id":"https://openalex.org/W2139410061","doi":"https://doi.org/10.1145/2024724.2024801","title":"Programmable analog device array (PANDA)","display_name":"Programmable analog device array (PANDA)","publication_year":2011,"publication_date":"2011-06-05","ids":{"openalex":"https://openalex.org/W2139410061","doi":"https://doi.org/10.1145/2024724.2024801","mag":"2139410061"},"language":"en","primary_location":{"id":"doi:10.1145/2024724.2024801","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2024724.2024801","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 48th Design Automation Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048731698","display_name":"Rui Zheng","orcid":"https://orcid.org/0000-0001-5553-2870"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rui Zheng","raw_affiliation_strings":["Arizona State University, Tempe, AZ","School of Electrical, Computer and Energy Engineering, Arizona State University Tempe, 85287, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Arizona State University, Tempe, AZ","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"School of Electrical, Computer and Energy Engineering, Arizona State University Tempe, 85287, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000065706","display_name":"Jounghyuk Suh","orcid":null},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jounghyuk Suh","raw_affiliation_strings":["Arizona State University, Tempe, AZ","School of Electrical, Computer and Energy Engineering, Arizona State University Tempe, 85287, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Arizona State University, Tempe, AZ","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"School of Electrical, Computer and Energy Engineering, Arizona State University Tempe, 85287, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102950520","display_name":"Cheng Xu","orcid":"https://orcid.org/0000-0003-1659-6198"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Cheng Xu","raw_affiliation_strings":["Arizona State University, Tempe, AZ","School of Electrical, Computer and Energy Engineering, Arizona State University Tempe, 85287, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Arizona State University, Tempe, AZ","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"School of Electrical, Computer and Energy Engineering, Arizona State University Tempe, 85287, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112619956","display_name":"Nagib Hakim","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nagib Hakim","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA","Intel Corporation Santa Clara, CA 95054, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation Santa Clara, CA 95054, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024809556","display_name":"Bertan Bakkalo\u011flu","orcid":"https://orcid.org/0000-0003-4135-7367"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bertan Bakkaloglu","raw_affiliation_strings":["Arizona State University, Tempe, AZ","School of Electrical, Computer and Energy Engineering, Arizona State University Tempe, 85287, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Arizona State University, Tempe, AZ","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"School of Electrical, Computer and Energy Engineering, Arizona State University Tempe, 85287, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100740019","display_name":"Yu Cao","orcid":"https://orcid.org/0000-0001-6968-1180"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yu Cao","raw_affiliation_strings":["Arizona State University, Tempe, AZ","School of Electrical, Computer and Energy Engineering, Arizona State University Tempe, 85287, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Arizona State University, Tempe, AZ","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"School of Electrical, Computer and Energy Engineering, Arizona State University Tempe, 85287, USA","institution_ids":["https://openalex.org/I55732556"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"322","last_page":"327"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-analog-array","display_name":"Field-programmable analog array","score":0.5743064284324646},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.5711804032325745},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5563917756080627},{"id":"https://openalex.org/keywords/hardware-emulation","display_name":"Hardware emulation","score":0.5404785871505737},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5396850109100342},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.5366060137748718},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5315881371498108},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4797183871269226},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.43729543685913086},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4322658181190491},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.43150651454925537},{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.4247468113899231},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4110598564147949},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.38960301876068115},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.3875977396965027},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.31685870885849},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2951565086841583},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2879040837287903},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.28391188383102417},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2478160262107849},{"id":"https://openalex.org/keywords/analog-device","display_name":"Analog device","score":0.23940959572792053},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.154890775680542},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.14244601130485535}],"concepts":[{"id":"https://openalex.org/C149128552","wikidata":"https://www.wikidata.org/wiki/Q380201","display_name":"Field-programmable analog array","level":5,"score":0.5743064284324646},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.5711804032325745},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5563917756080627},{"id":"https://openalex.org/C94115699","wikidata":"https://www.wikidata.org/wiki/Q5656406","display_name":"Hardware emulation","level":3,"score":0.5404785871505737},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5396850109100342},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.5366060137748718},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5315881371498108},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4797183871269226},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.43729543685913086},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4322658181190491},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.43150651454925537},{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.4247468113899231},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4110598564147949},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.38960301876068115},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.3875977396965027},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.31685870885849},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2951565086841583},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2879040837287903},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.28391188383102417},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2478160262107849},{"id":"https://openalex.org/C90711627","wikidata":"https://www.wikidata.org/wiki/Q3742408","display_name":"Analog device","level":4,"score":0.23940959572792053},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.154890775680542},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.14244601130485535},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2024724.2024801","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2024724.2024801","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 48th Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4099999964237213,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W324409780","https://openalex.org/W1566916904","https://openalex.org/W1876793518","https://openalex.org/W1961300835","https://openalex.org/W2038078811","https://openalex.org/W2069345435","https://openalex.org/W2098184309","https://openalex.org/W2114953806","https://openalex.org/W2124419647","https://openalex.org/W2127485912","https://openalex.org/W2134926592","https://openalex.org/W2137414433","https://openalex.org/W2141268042","https://openalex.org/W2172440946","https://openalex.org/W2183591986","https://openalex.org/W4235632527","https://openalex.org/W4256238177"],"related_works":["https://openalex.org/W2247401165","https://openalex.org/W2103240040","https://openalex.org/W4250289642","https://openalex.org/W1523194000","https://openalex.org/W2098410704","https://openalex.org/W4242383160","https://openalex.org/W2885948601","https://openalex.org/W2170939617","https://openalex.org/W2120550327","https://openalex.org/W2019635822"],"abstract_inverted_index":{"The":[0,74],"design":[1,51,70,111,187],"and":[2,13,30,62,68,72,96,117,169,185],"development":[3],"of":[4,25,77,101,131],"analog/mixed-signal":[5],"(AMS)":[6],"ICs":[7],"is":[8,143,190],"becoming":[9],"increasingly":[10],"expensive,":[11],"complex,":[12],"lengthy.":[14],"Lacking":[15],"a":[16,44,54,63,110,138,146,161,165,170],"reconfigurable":[17,56],"platform,":[18,159],"analog":[19,91,114,151],"designers":[20],"are":[21,107,153],"denied":[22],"the":[23,78,94,120,128,157,181],"benefits":[24],"rapid":[26],"prototyping,":[27],"hardware":[28],"emulation,":[29],"smooth":[31],"migration":[32],"to":[33,53,177],"advanced":[34],"technology":[35],"nodes.":[36],"To":[37],"overcome":[38],"these":[39,136],"limitations,":[40],"this":[41],"work":[42],"proposes":[43],"new":[45],"approach":[46,79],"that":[47,84,106,126],"maps":[48],"any":[49],"AMS":[50],"problem":[52],"transistor-level":[55,82],"vehicle,":[57],"thus":[58],"enabling":[59],"fast":[60],"validation":[61],"reduction":[64,125],"in":[65,89],"post-Silicon":[66],"bugs,":[67],"minimizing":[69],"risk":[71],"costs.":[73],"unique":[75],"features":[76],"include:":[80],"(1)":[81],"programmability":[83],"emulates":[85],"each":[86],"transistor":[87,115],"behavior":[88],"an":[90],"design,":[92],"reproducing":[93],"system":[95],"achieving":[97],"very":[98],"fine":[99],"granularity":[100],"reconfiguration;":[102],"(2)":[103],"programmable":[104],"switches":[105],"treated":[108],"as":[109],"component":[112],"during":[113],"mapping,":[116],"optimized":[118],"with":[119,156],"reconfiguration":[121],"matrix;":[122],"(3)":[123],"parasitics":[124],"leverages":[127],"aggressive":[129],"scaling":[130],"CMOS":[132],"technology.":[133],"Based":[134],"on":[135,180],"principles,":[137],"digitally":[139],"controlled":[140],"PANDA":[141],"platform":[142],"designed":[144],"at":[145],"32nm":[147,158],"node.":[148],"Several":[149],"90nm":[150],"blocks":[152],"successfully":[154],"emulated":[155],"including":[160],"folded-cascode":[162],"operational":[163],"amplifier,":[164],"sample-and-hold":[166],"module":[167],"(S/H),":[168],"voltage-controlled":[171],"oscillator":[172],"(VCO).":[173],"A":[174],"solid":[175],"basis":[176],"future":[178],"efforts":[179],"architecture,":[182],"hierarchical":[183],"optimization,":[184],"related":[186],"automation":[188],"tools":[189],"demonstrated.":[191]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}