{"id":"https://openalex.org/W2097754647","doi":"https://doi.org/10.1145/2024724.2024784","title":"CIRUS","display_name":"CIRUS","publication_year":2011,"publication_date":"2011-06-05","ids":{"openalex":"https://openalex.org/W2097754647","doi":"https://doi.org/10.1145/2024724.2024784","mag":"2097754647"},"language":"en","primary_location":{"id":"doi:10.1145/2024724.2024784","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2024724.2024784","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 48th Design Automation Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111871445","display_name":"Bratin Saha","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Bratin Saha","raw_affiliation_strings":["SoC Enabling Group, Intel Corporation","Principal Engineer and Manager, SW Reuse and Convergence, SoC Enabling Group, Intel Corporation, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SoC Enabling Group, Intel Corporation","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Principal Engineer and Manager, SW Reuse and Convergence, SoC Enabling Group, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5111871445"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.1344859,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"260","last_page":"261"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.8306268453598022},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.7199596166610718},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7182851433753967},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.6811907887458801},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6248199343681335},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.579757809638977},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5676466226577759},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5585858821868896},{"id":"https://openalex.org/keywords/time-to-market","display_name":"Time to market","score":0.49600180983543396},{"id":"https://openalex.org/keywords/stack","display_name":"Stack (abstract data type)","score":0.4148824214935303},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.38856977224349976},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.32978662848472595},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17858737707138062}],"concepts":[{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.8306268453598022},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.7199596166610718},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7182851433753967},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.6811907887458801},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6248199343681335},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.579757809638977},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5676466226577759},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5585858821868896},{"id":"https://openalex.org/C2779229675","wikidata":"https://www.wikidata.org/wiki/Q445235","display_name":"Time to market","level":2,"score":0.49600180983543396},{"id":"https://openalex.org/C9395851","wikidata":"https://www.wikidata.org/wiki/Q177929","display_name":"Stack (abstract data type)","level":2,"score":0.4148824214935303},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.38856977224349976},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.32978662848472595},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17858737707138062},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2024724.2024784","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2024724.2024784","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 48th Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5199999809265137}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1512568345","https://openalex.org/W1976124173","https://openalex.org/W1987856306","https://openalex.org/W2294861651","https://openalex.org/W2541371665"],"related_works":["https://openalex.org/W1576317492","https://openalex.org/W2410366623","https://openalex.org/W2146154997","https://openalex.org/W2046995649","https://openalex.org/W2559043217","https://openalex.org/W2149478331","https://openalex.org/W2536819812","https://openalex.org/W4232787574","https://openalex.org/W2082795709","https://openalex.org/W3000479596"],"abstract_inverted_index":{"The":[0],"system":[1],"on":[2],"a":[3,43,79],"chip":[4],"(SoC)":[5],"market":[6,90],"segment":[7],"is":[8,83],"driven":[9],"by":[10],"rapid":[11],"TTM":[12],"(time":[13],"to":[14,25,50],"market),":[15],"OS":[16],"scalability,":[17],"and":[18,31,58,66,92],"efficiency.":[19],"This":[20,60],"requires":[21],"the":[22,72],"SW":[23,62],"stack":[24],"be":[26],"designed":[27],"with":[28],"TTM,":[29],"scalability":[30],"efficiency":[32],"as":[33],"first":[34],"order":[35],"design":[36],"constraints.":[37],"In":[38],"this":[39],"paper":[40],"we":[41],"propose":[42],"layered":[44],"modular":[45],"architecture":[46,77],"for":[47],"SoC":[48],"drivers":[49],"enable":[51],"aggressive":[52],"driver":[53,81],"code":[54],"reuse":[55],"between":[56],"OSes":[57],"platforms.":[59],"cuts":[61],"development,":[63],"validation,":[64],"integration,":[65],"maintenance":[67],"effort.":[68],"We":[69],"then":[70],"discuss":[71],"implementation":[73],"of":[74],"such":[75],"an":[76],"in":[78,88],"media":[80],"that":[82],"highly":[84],"reusable":[85],"across":[86],"SoCs":[87],"different":[89],"segments":[91],"operating":[93],"systems.":[94]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2016-06-24T00:00:00"}