{"id":"https://openalex.org/W2148392148","doi":"https://doi.org/10.1145/2024724.2024758","title":"Interpolation-based incremental ECO synthesis for multi-error logic rectification","display_name":"Interpolation-based incremental ECO synthesis for multi-error logic rectification","publication_year":2011,"publication_date":"2011-06-05","ids":{"openalex":"https://openalex.org/W2148392148","doi":"https://doi.org/10.1145/2024724.2024758","mag":"2148392148"},"language":"en","primary_location":{"id":"doi:10.1145/2024724.2024758","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2024724.2024758","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 48th Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070201719","display_name":"Kai-Fu Tang","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Kai-Fu Tang","raw_affiliation_strings":["National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036280172","display_name":"Chi-An Wu","orcid":"https://orcid.org/0000-0001-9046-8392"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chi-An Wu","raw_affiliation_strings":["National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113694163","display_name":"Po-Kai Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Po-Kai Huang","raw_affiliation_strings":["National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069922390","display_name":"Chung-Yang Huang","orcid":"https://orcid.org/0009-0000-8712-6957"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chung-Yang (Ric) Huang","raw_affiliation_strings":["National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5070201719"],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":null,"apc_paid":null,"fwci":2.0706,"has_fulltext":false,"cited_by_count":31,"citation_normalized_percentile":{"value":0.88147873,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"146","last_page":"151"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/rectification","display_name":"Rectification","score":0.8031101226806641},{"id":"https://openalex.org/keywords/interpolation","display_name":"Interpolation (computer graphics)","score":0.7879944443702698},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7122874855995178},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5642197132110596},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5286555886268616},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5220998525619507},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5030545592308044},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.44218340516090393},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35579919815063477},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.33307093381881714},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.14014756679534912},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10657146573066711},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10611188411712646},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08389458060264587}],"concepts":[{"id":"https://openalex.org/C50942859","wikidata":"https://www.wikidata.org/wiki/Q4967193","display_name":"Rectification","level":3,"score":0.8031101226806641},{"id":"https://openalex.org/C137800194","wikidata":"https://www.wikidata.org/wiki/Q11713455","display_name":"Interpolation (computer graphics)","level":3,"score":0.7879944443702698},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7122874855995178},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5642197132110596},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5286555886268616},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5220998525619507},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5030545592308044},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.44218340516090393},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35579919815063477},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.33307093381881714},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.14014756679534912},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10657146573066711},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10611188411712646},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08389458060264587},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C104114177","wikidata":"https://www.wikidata.org/wiki/Q79782","display_name":"Motion (physics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2024724.2024758","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2024724.2024758","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 48th Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G6092755869","display_name":null,"funder_award_id":"NSC-99-2221-E-002-211-MY3","funder_id":"https://openalex.org/F4320321040","funder_display_name":"National Science Council"}],"funders":[{"id":"https://openalex.org/F4320321040","display_name":"National Science Council","ror":"https://ror.org/02kv4zf79"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1518705996","https://openalex.org/W1608751254","https://openalex.org/W1965259933","https://openalex.org/W1968704626","https://openalex.org/W1986691418","https://openalex.org/W2042813319","https://openalex.org/W2058698066","https://openalex.org/W2095698047","https://openalex.org/W2096541971","https://openalex.org/W2098244894","https://openalex.org/W2099095833","https://openalex.org/W2113685919","https://openalex.org/W2115285859","https://openalex.org/W2127735256","https://openalex.org/W2137035823","https://openalex.org/W2142431846","https://openalex.org/W2157030859","https://openalex.org/W2163027960","https://openalex.org/W2164038636","https://openalex.org/W2164734753","https://openalex.org/W2295683841","https://openalex.org/W3149311759","https://openalex.org/W4241614303"],"related_works":["https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W1985308002","https://openalex.org/W2056896932","https://openalex.org/W2614722573","https://openalex.org/W2121963733","https://openalex.org/W1977171228","https://openalex.org/W2059422871","https://openalex.org/W2041787842"],"abstract_inverted_index":{"To":[0],"cope":[1],"with":[2],"last-minute":[3],"design":[4,21],"bugs":[5],"and":[6,59,86],"specification":[7],"changes,":[8],"engineering":[9],"change":[10],"order":[11],"(ECO)":[12],"is":[13,65,78],"usually":[14],"performed":[15],"toward":[16],"the":[17,20,37,52,75,82],"end":[18],"of":[19,42,92],"process.":[22],"This":[23],"paper":[24],"proposes":[25],"an":[26,56],"automatic":[27],"ECO":[28],"synthesis":[29],"algorithm":[30,64],"by":[31,39],"interpolation.":[32],"In":[33],"particular,":[34],"we":[35],"tackle":[36],"problem":[38],"a":[40,60,90],"series":[41],"partial":[43,48],"rectifications.":[44],"At":[45],"each":[46],"step,":[47],"rectification":[49],"can":[50],"reduce":[51],"functional":[53],"difference":[54],"between":[55],"old":[57],"implementation":[58],"new":[61],"specification.":[62],"Our":[63],"especially":[66],"effective":[67],"for":[68],"multiple":[69],"error":[70],"circuits.":[71,94],"Experimental":[72],"results":[73],"show":[74],"proposed":[76],"method":[77],"far":[79],"superior":[80],"to":[81],"most":[83],"recent":[84],"work":[85],"scales":[87],"well":[88],"on":[89],"set":[91],"large":[93]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":9},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":2}],"updated_date":"2026-03-12T08:34:05.389933","created_date":"2025-10-10T00:00:00"}