{"id":"https://openalex.org/W2039381899","doi":"https://doi.org/10.1145/2020876.2020906","title":"Integration issues on the development of an h.264/AVC video decoder SoC for SBTVD set top box","display_name":"Integration issues on the development of an h.264/AVC video decoder SoC for SBTVD set top box","publication_year":2011,"publication_date":"2011-08-30","ids":{"openalex":"https://openalex.org/W2039381899","doi":"https://doi.org/10.1145/2020876.2020906","mag":"2039381899"},"language":"en","primary_location":{"id":"doi:10.1145/2020876.2020906","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2020876.2020906","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 24th symposium on Integrated circuits and systems design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110083216","display_name":"Andr\u00e9 Borin Soares","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Andr\u00e9 Borin Soares","raw_affiliation_strings":["UFRGS, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003777072","display_name":"Alexsandro Crist\u00f3v\u00e3o Bonatto","orcid":"https://orcid.org/0000-0001-9704-6491"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Alexsandro Crist\u00f3v\u00e3o Bonatto","raw_affiliation_strings":["UFRGS, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043190662","display_name":"Altamiro Susin","orcid":"https://orcid.org/0000-0001-7034-5336"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Altamiro Amadeu Susin","raw_affiliation_strings":["UFRGS, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5110083216"],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":1.5311,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.82414,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"125","last_page":"130"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8366802334785461},{"id":"https://openalex.org/keywords/video-decoder","display_name":"Video decoder","score":0.6338851451873779},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5797099471092224},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.5478031039237976},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5238192677497864},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.4706909954547882},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.46124571561813354},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.43337929248809814},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.43054455518722534},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.41827869415283203},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.3992632329463959},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.39681804180145264},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.22546207904815674}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8366802334785461},{"id":"https://openalex.org/C2776580754","wikidata":"https://www.wikidata.org/wiki/Q25098614","display_name":"Video decoder","level":3,"score":0.6338851451873779},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5797099471092224},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.5478031039237976},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5238192677497864},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.4706909954547882},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.46124571561813354},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.43337929248809814},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.43054455518722534},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.41827869415283203},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.3992632329463959},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39681804180145264},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.22546207904815674},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2020876.2020906","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2020876.2020906","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 24th symposium on Integrated circuits and systems design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6100000143051147,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321091","display_name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","ror":"https://ror.org/00x0ma614"},{"id":"https://openalex.org/F4320322904","display_name":"Financiadora de Estudos e Projetos","ror":"https://ror.org/030w99567"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2087876279","https://openalex.org/W2100461299","https://openalex.org/W2110106674","https://openalex.org/W2138968981","https://openalex.org/W2150886171","https://openalex.org/W2171203421","https://openalex.org/W2735904843"],"related_works":["https://openalex.org/W1976012348","https://openalex.org/W2614713859","https://openalex.org/W2002682434","https://openalex.org/W4387782849","https://openalex.org/W2137671689","https://openalex.org/W2012131147","https://openalex.org/W2113449380","https://openalex.org/W3146394219","https://openalex.org/W2016881722","https://openalex.org/W2157008728"],"abstract_inverted_index":{"Embedded":[0],"consumer":[1],"electronics":[2],"like":[3],"video":[4,66,82],"processing":[5,23,36,46],"systems":[6,18],"require":[7],"large":[8],"storage":[9],"capacity":[10],"and":[11,51,104,126,137],"high":[12,64],"bandwidth":[13],"memory":[14,41,56,74,93,121],"access.":[15],"Also,":[16],"those":[17],"are":[19],"built":[20],"from":[21],"heterogeneous":[22],"units,":[24],"designed":[25,77],"specifically":[26],"to":[27,33,48,78,130],"perform":[28],"dedicated":[29],"tasks":[30],"in":[31,68,83,95,107,116],"order":[32],"maximize":[34],"the":[35,45,59,80,92,96,117,120,124],"efficiency.":[37],"A":[38,71],"single":[39],"off-chip":[40],"is":[42,58,138],"shared":[43],"between":[44],"units":[47],"reduce":[49],"power":[50],"save":[52],"costs.":[53],"The":[54,89],"external":[55],"access":[57],"system":[60,97,102,125],"bottleneck":[61],"when":[62],"decoding":[63],"definition":[65],"sequences":[67],"real":[69],"time.":[70],"four":[72],"level":[73],"hierarchy":[75,94,122],"was":[76,135],"manage":[79],"decoded":[81],"macroblock":[84],"granularity":[85],"with":[86],"low":[87],"latency.":[88],"inclusion":[90],"of":[91,119],"has":[98],"also":[99],"implications":[100],"on":[101,123],"integration":[103,118],"IP":[105],"reuse":[106],"a":[108,143],"collaborative":[109],"design.":[110],"This":[111,133],"work":[112],"presents":[113],"some":[114],"issues":[115],"practical":[127],"strategies":[128],"used":[129],"solve":[131],"them.":[132],"architecture":[134],"validated":[136],"being":[139],"progressively":[140],"prototyped":[141],"using":[142],"Xilinx":[144],"Virtex-5":[145],"FPGA":[146],"board.":[147]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}