{"id":"https://openalex.org/W1965232212","doi":"https://doi.org/10.1145/2020876.2020901","title":"Area impact analysis of via-configurable regular fabric for digital integrated circuit design","display_name":"Area impact analysis of via-configurable regular fabric for digital integrated circuit design","publication_year":2011,"publication_date":"2011-08-30","ids":{"openalex":"https://openalex.org/W1965232212","doi":"https://doi.org/10.1145/2020876.2020901","mag":"1965232212"},"language":"en","primary_location":{"id":"doi:10.1145/2020876.2020901","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2020876.2020901","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 24th symposium on Integrated circuits and systems design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://zenodo.org/record/3438417","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069159349","display_name":"Vin\u00edcius Dal","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Vin\u00edcius Dal Bem","raw_affiliation_strings":["Federal University of Rio Grande do Sul, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062131940","display_name":"Paulo F. Butzen","orcid":"https://orcid.org/0000-0003-1587-7596"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Paulo F. Butzen","raw_affiliation_strings":["Federal University of Rio Grande do Sul & Federal University of Rio Grande, Porto Alegre & Rio Grande, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Federal University of Rio Grande do Sul & Federal University of Rio Grande, Porto Alegre & Rio Grande, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076611861","display_name":"Carlos Eduardo Klock","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Carlos E. Klock","raw_affiliation_strings":["Federal University of Rio Grande do Sul, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5105354099","display_name":"Vinicius Callegaro","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Vinicius Callegaro","raw_affiliation_strings":["Federal University of Rio Grande do Sul, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065397615","display_name":"Andr\u00e9 I. Reis","orcid":"https://orcid.org/0000-0002-3118-8160"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Andr\u00e9 I. Reis","raw_affiliation_strings":["Federal University of Rio Grande do Sul, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090563366","display_name":"Renato P. Ribas","orcid":"https://orcid.org/0000-0002-9895-7489"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Renato P. Ribas","raw_affiliation_strings":["Federal University of Rio Grande do Sul, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"103","last_page":"108"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.7884079217910767},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.6739370822906494},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6264029741287231},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.616635799407959},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6011166572570801},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5871413946151733},{"id":"https://openalex.org/keywords/design-layout-record","display_name":"Design layout record","score":0.5598007440567017},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5343087911605835},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.5249878168106079},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5210563540458679},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.511496901512146},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5008928775787354},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4564493000507355},{"id":"https://openalex.org/keywords/ic-layout-editor","display_name":"IC layout editor","score":0.4473803639411926},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.43769416213035583},{"id":"https://openalex.org/keywords/design-for-manufacturability","display_name":"Design for manufacturability","score":0.4365852177143097},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.4280085563659668},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4240604639053345},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4213648736476898},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2886454463005066},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26352962851524353},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.2431442141532898},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15498778223991394}],"concepts":[{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.7884079217910767},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.6739370822906494},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6264029741287231},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.616635799407959},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6011166572570801},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5871413946151733},{"id":"https://openalex.org/C179145894","wikidata":"https://www.wikidata.org/wiki/Q5264353","display_name":"Design layout record","level":5,"score":0.5598007440567017},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5343087911605835},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.5249878168106079},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5210563540458679},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.511496901512146},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5008928775787354},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4564493000507355},{"id":"https://openalex.org/C5546195","wikidata":"https://www.wikidata.org/wiki/Q5969842","display_name":"IC layout editor","level":5,"score":0.4473803639411926},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.43769416213035583},{"id":"https://openalex.org/C62064638","wikidata":"https://www.wikidata.org/wiki/Q553878","display_name":"Design for manufacturability","level":2,"score":0.4365852177143097},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.4280085563659668},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4240604639053345},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4213648736476898},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2886454463005066},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26352962851524353},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.2431442141532898},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15498778223991394},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2020876.2020901","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2020876.2020901","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 24th symposium on Integrated circuits and systems design","raw_type":"proceedings-article"},{"id":"pmh:oai:zenodo.org:3438417","is_oa":true,"landing_page_url":"https://zenodo.org/record/3438417","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferencePaper"}],"best_oa_location":{"id":"pmh:oai:zenodo.org:3438417","is_oa":true,"landing_page_url":"https://zenodo.org/record/3438417","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferencePaper"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1481714151","https://openalex.org/W1492192095","https://openalex.org/W1503082651","https://openalex.org/W1511688816","https://openalex.org/W1594489858","https://openalex.org/W1978155484","https://openalex.org/W1987067207","https://openalex.org/W2030149113","https://openalex.org/W2053913299","https://openalex.org/W2063553865","https://openalex.org/W2069323107","https://openalex.org/W2100344939","https://openalex.org/W2109887272","https://openalex.org/W2124007645","https://openalex.org/W2126693329","https://openalex.org/W2129501340","https://openalex.org/W2134697552","https://openalex.org/W2136529576","https://openalex.org/W2141429499","https://openalex.org/W2142024736","https://openalex.org/W2144613608","https://openalex.org/W2157128002","https://openalex.org/W2162002393"],"related_works":["https://openalex.org/W2091329789","https://openalex.org/W1605062719","https://openalex.org/W2376028644","https://openalex.org/W2357425846","https://openalex.org/W162881505","https://openalex.org/W2044122268","https://openalex.org/W2162651506","https://openalex.org/W2376726667","https://openalex.org/W583900352","https://openalex.org/W1965232212"],"abstract_inverted_index":{"Transistor":[0],"regular":[1],"layout":[2],"(TRL)":[3],"has":[4],"been":[5],"considered":[6],"a":[7],"more":[8],"lithography-reliable":[9],"approach":[10],"for":[11,98],"digital":[12],"integrated":[13],"circuit":[14,27,63],"design":[15,38,46,78],"than":[16],"the":[17,24,35,41,52,59,83,111],"most":[18],"conventional":[19],"standard":[20,84],"cell":[21,85,95],"design.":[22],"However,":[23],"impact":[25,75],"in":[26,37,43,80],"area":[28,74,112],"seems":[29],"to":[30,34,82],"be":[31],"unavoidable":[32],"due":[33],"loss":[36],"flexibility.":[39],"Hence,":[40],"decision":[42],"applying":[44],"such":[45],"strategy":[47],"depends":[48],"not":[49],"only":[50],"on":[51,58],"expected":[53],"yield":[54],"improvement":[55],"but":[56],"also":[57],"careful":[60],"evaluation":[61],"of":[62,76],"penalty.":[64],"This":[65],"paper":[66],"presents":[67],"an":[68],"extensive":[69],"analysis":[70],"and":[71],"discussion":[72],"about":[73],"TRL":[77,106],"style":[79],"comparison":[81],"one.":[86],"Several":[87],"benchmark":[88],"circuits":[89],"were":[90],"mapped":[91],"by":[92],"addressing":[93],"specific":[94],"libraries":[96],"built":[97],"this":[99],"purpose.":[100],"Experimental":[101],"results":[102],"demonstrated":[103],"that":[104],"efficient":[105],"templates":[107],"may":[108],"minimize":[109],"significantly":[110],"overhead.":[113]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}