{"id":"https://openalex.org/W2017459155","doi":"https://doi.org/10.1145/2020876.2020900","title":"Transistor sizing in lithography-aware regular fabrics","display_name":"Transistor sizing in lithography-aware regular fabrics","publication_year":2011,"publication_date":"2011-08-30","ids":{"openalex":"https://openalex.org/W2017459155","doi":"https://doi.org/10.1145/2020876.2020900","mag":"2017459155"},"language":"en","primary_location":{"id":"doi:10.1145/2020876.2020900","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2020876.2020900","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 24th symposium on Integrated circuits and systems design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://zenodo.org/record/3438415","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051660906","display_name":"Felipe dos Santos Marranghello","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Felipe dos Santos Marranghello","raw_affiliation_strings":["Federal University of Rio Grande do Sul, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069159349","display_name":"Vin\u00edcius Dal","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Vinicius Dal Bem","raw_affiliation_strings":["Federal University of Rio Grande do Sul, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065397615","display_name":"Andr\u00e9 I. Reis","orcid":"https://orcid.org/0000-0002-3118-8160"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Andr\u00e9 In\u00e1cio Reis","raw_affiliation_strings":["Federal University of Rio Grande do Sul, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028715959","display_name":"Francesc Moll","orcid":"https://orcid.org/0000-0002-1290-3253"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Francesc Moll","raw_affiliation_strings":["Polytechnic University of Catalonia, Barcelona, Spain","Polytechnic University of Catalonia, Barcelona, SPAIN"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Polytechnic University of Catalonia, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]},{"raw_affiliation_string":"Polytechnic University of Catalonia, Barcelona, SPAIN","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090563366","display_name":"Renato P. Ribas","orcid":"https://orcid.org/0000-0002-9895-7489"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Renato Perez Ribas","raw_affiliation_strings":["Federal University of Rio Grande do Sul, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"97","last_page":"102"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6886371374130249},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.6513944864273071},{"id":"https://openalex.org/keywords/lithography","display_name":"Lithography","score":0.6229069828987122},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5688525438308716},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.530135989189148},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5259796977043152},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5195634365081787},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.49154219031333923},{"id":"https://openalex.org/keywords/design-for-manufacturability","display_name":"Design for manufacturability","score":0.43401381373405457},{"id":"https://openalex.org/keywords/stacking","display_name":"Stacking","score":0.42538586258888245},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.2905651330947876},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.28426721692085266},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24081748723983765},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.13993680477142334},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07358872890472412},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.07024422287940979}],"concepts":[{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6886371374130249},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.6513944864273071},{"id":"https://openalex.org/C204223013","wikidata":"https://www.wikidata.org/wiki/Q133036","display_name":"Lithography","level":2,"score":0.6229069828987122},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5688525438308716},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.530135989189148},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5259796977043152},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5195634365081787},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.49154219031333923},{"id":"https://openalex.org/C62064638","wikidata":"https://www.wikidata.org/wiki/Q553878","display_name":"Design for manufacturability","level":2,"score":0.43401381373405457},{"id":"https://openalex.org/C33347731","wikidata":"https://www.wikidata.org/wiki/Q285210","display_name":"Stacking","level":2,"score":0.42538586258888245},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.2905651330947876},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.28426721692085266},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24081748723983765},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.13993680477142334},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07358872890472412},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.07024422287940979},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C46141821","wikidata":"https://www.wikidata.org/wiki/Q209402","display_name":"Nuclear magnetic resonance","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2020876.2020900","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2020876.2020900","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 24th symposium on Integrated circuits and systems design","raw_type":"proceedings-article"},{"id":"pmh:oai:zenodo.org:3438415","is_oa":true,"landing_page_url":"https://zenodo.org/record/3438415","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferencePaper"}],"best_oa_location":{"id":"pmh:oai:zenodo.org:3438415","is_oa":true,"landing_page_url":"https://zenodo.org/record/3438415","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferencePaper"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8899999856948853,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321091","display_name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","ror":"https://ror.org/00x0ma614"},{"id":"https://openalex.org/F4320322025","display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","ror":"https://ror.org/03swz6y49"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1975331880","https://openalex.org/W1978155484","https://openalex.org/W2030149113","https://openalex.org/W2043059063","https://openalex.org/W2071589594","https://openalex.org/W2100344939","https://openalex.org/W2106450191","https://openalex.org/W2109887272","https://openalex.org/W2124007645","https://openalex.org/W2131779457","https://openalex.org/W2134697552","https://openalex.org/W2148808647","https://openalex.org/W2155731457","https://openalex.org/W2164012847","https://openalex.org/W6685020848"],"related_works":["https://openalex.org/W2094969048","https://openalex.org/W994558755","https://openalex.org/W2010746423","https://openalex.org/W3035935536","https://openalex.org/W2375311683","https://openalex.org/W2035329725","https://openalex.org/W2117710422","https://openalex.org/W2372119205","https://openalex.org/W2366062860","https://openalex.org/W2157255030"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"extensive":[4],"analysis":[5,102],"of":[6,38,53],"transistor":[7,21,39,87],"sizing":[8],"for":[9],"via-configurable":[10],"regular":[11,40,74],"fabrics.":[12],"Different":[13],"design":[14,57],"aspects":[15],"have":[16],"been":[17],"considered":[18],"such":[19,72],"as":[20,50],"stacking,":[22],"logic":[23],"gate":[24],"drive":[25],"strength":[26],"options":[27],"and":[28,64,113],"critical":[29],"delay":[30],"paths.":[31],"Performance":[32],"degradation":[33],"due":[34],"to":[35,47,109],"the":[36,54,62,86,95],"use":[37],"layout":[41],"(TRL)":[42],"is":[43,68],"expected":[44],"in":[45,56,76],"comparison":[46],"standard":[48],"cells,":[49],"a":[51],"consequence":[52],"loss":[55],"flexibility.":[58],"In":[59],"this":[60],"work,":[61],"speed":[63],"power":[65],"consumption":[66],"impact":[67],"evaluated":[69],"when":[70],"addressing":[71],"lithography-aware":[73],"fabrics":[75],"digital":[77],"integrated":[78],"circuit":[79],"design.":[80],"Experimental":[81],"results":[82],"were":[83],"obtained":[84],"at":[85],"level":[88],"through":[89],"electrical":[90],"simulations,":[91],"taking":[92],"into":[93],"account":[94],"predictive":[96],"PTM":[97],"45nm":[98],"CMOS":[99],"parameters.":[100],"The":[101],"presented":[103],"herein":[104],"can":[105],"be":[106],"easily":[107],"extended":[108],"other":[110],"technology":[111],"nodes":[112],"fabrication":[114],"processes.":[115]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2016-06-24T00:00:00"}