{"id":"https://openalex.org/W2073197595","doi":"https://doi.org/10.1145/2020876.2020896","title":"A statistical power estimation methodology embedded in a SystemC code translator","display_name":"A statistical power estimation methodology embedded in a SystemC code translator","publication_year":2011,"publication_date":"2011-08-30","ids":{"openalex":"https://openalex.org/W2073197595","doi":"https://doi.org/10.1145/2020876.2020896","mag":"2073197595"},"language":"en","primary_location":{"id":"doi:10.1145/2020876.2020896","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2020876.2020896","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 24th symposium on Integrated circuits and systems design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073715967","display_name":"Matthias Kuehnle","orcid":null},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Matthias Kuehnle","raw_affiliation_strings":["Karlsruhe Institute of Technology, Karlsruhe, Germany","Karlsruhe Institute of Technology, Karlsruhe,#N#Germany"],"affiliations":[{"raw_affiliation_string":"Karlsruhe Institute of Technology, Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]},{"raw_affiliation_string":"Karlsruhe Institute of Technology, Karlsruhe,#N#Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067092685","display_name":"A. Wagner","orcid":null},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Andre Wagner","raw_affiliation_strings":["Karlsruhe Institute of Technology, Karlsruhe, Germany","Karlsruhe Institute of Technology, Karlsruhe,#N#Germany"],"affiliations":[{"raw_affiliation_string":"Karlsruhe Institute of Technology, Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]},{"raw_affiliation_string":"Karlsruhe Institute of Technology, Karlsruhe,#N#Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024739574","display_name":"J\u00fcrgen Becker","orcid":"https://orcid.org/0000-0002-5082-5487"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Juergen Becker","raw_affiliation_strings":["Karlsruhe Institute of Technology, Karlsruhe, Germany","Karlsruhe Institute of Technology, Karlsruhe,#N#Germany"],"affiliations":[{"raw_affiliation_string":"Karlsruhe Institute of Technology, Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]},{"raw_affiliation_string":"Karlsruhe Institute of Technology, Karlsruhe,#N#Germany","institution_ids":["https://openalex.org/I102335020"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5073715967"],"corresponding_institution_ids":["https://openalex.org/I102335020"],"apc_list":null,"apc_paid":null,"fwci":0.7556,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.72931183,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"79","last_page":"84"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.9918807148933411},{"id":"https://openalex.org/keywords/transaction-level-modeling","display_name":"Transaction-level modeling","score":0.9385136365890503},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8359079360961914},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.619876503944397},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5203011631965637},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.51985102891922},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.49172499775886536},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4697231352329254},{"id":"https://openalex.org/keywords/vhdl-ams","display_name":"VHDL-AMS","score":0.453936904668808},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4382495880126953},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.435200959444046},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.27205175161361694},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.21700772643089294}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.9918807148933411},{"id":"https://openalex.org/C169571997","wikidata":"https://www.wikidata.org/wiki/Q966099","display_name":"Transaction-level modeling","level":3,"score":0.9385136365890503},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8359079360961914},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.619876503944397},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5203011631965637},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.51985102891922},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.49172499775886536},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4697231352329254},{"id":"https://openalex.org/C2776513426","wikidata":"https://www.wikidata.org/wiki/Q2744740","display_name":"VHDL-AMS","level":4,"score":0.453936904668808},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4382495880126953},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.435200959444046},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.27205175161361694},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.21700772643089294},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2020876.2020896","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2020876.2020896","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 24th symposium on Integrated circuits and systems design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1757537413","https://openalex.org/W2077331418","https://openalex.org/W2538018278"],"related_works":["https://openalex.org/W1525398417","https://openalex.org/W2069603759","https://openalex.org/W2533881872","https://openalex.org/W2266880325","https://openalex.org/W2097331811","https://openalex.org/W2112120387","https://openalex.org/W1981924702","https://openalex.org/W2104183572","https://openalex.org/W2532163536","https://openalex.org/W2133071611"],"abstract_inverted_index":{"This":[0],"work":[1],"describes":[2],"a":[3,21,44,77,87,96,119],"methodology":[4,17],"for":[5],"estimating":[6],"switching":[7,82],"activity,":[8],"which":[9,49],"is":[10,18,40,84,110],"needed":[11],"to":[12,23,42,61,64,76,115],"evaluate":[13],"power":[14,120],"dissipation.":[15],"The":[16,37,54,81,103],"integrated":[19],"in":[20],"VHDL":[22],"SystemC":[24,38],"translation":[25,55],"process":[26,56],"and":[27,95,105,113],"therefore":[28],"needs":[29],"no":[30],"additional":[31],"source":[32],"modifications":[33],"by":[34],"the":[35,52,70,91,100,108],"user.":[36],"model":[39,89],"favoured":[41],"allow":[43],"homogeneous":[45],"system":[46,78],"simulation":[47],"environment,":[48],"speeds":[50],"up":[51],"simulation.":[53],"further":[57],"implements":[58],"an":[59],"approach":[60,109],"wrap":[62],"RTL":[63],"transaction":[65],"level":[66,79],"interfaces":[67],"so":[68],"that":[69],"translated":[71],"module":[72],"can":[73],"be":[74],"connected":[75],"simulator.":[80],"analysis":[83,98,121],"based":[85],"on":[86],"statistical":[88],"of":[90,99,107,118],"underlying":[92],"HW":[93],"structure":[94],"preceding":[97],"input":[101],"dataset.":[102],"accuracy":[104],"speed-up":[106],"finally":[111],"illustrated":[112],"compared":[114],"conventional":[116],"steps":[117],"flow.":[122]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}