{"id":"https://openalex.org/W1975160921","doi":"https://doi.org/10.1145/2020876.2020893","title":"Ring oscillators for functional and delay test of latches and flip-flops","display_name":"Ring oscillators for functional and delay test of latches and flip-flops","publication_year":2011,"publication_date":"2011-08-30","ids":{"openalex":"https://openalex.org/W1975160921","doi":"https://doi.org/10.1145/2020876.2020893","mag":"1975160921"},"language":"en","primary_location":{"id":"doi:10.1145/2020876.2020893","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2020876.2020893","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 24th symposium on Integrated circuits and systems design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090563366","display_name":"Renato P. Ribas","orcid":"https://orcid.org/0000-0002-9895-7489"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Renato P. Ribas","raw_affiliation_strings":["UFRGS, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000795174","display_name":"Yuyang Sun","orcid":"https://orcid.org/0009-0003-2913-706X"},"institutions":[{"id":"https://openalex.org/I1287378978","display_name":"University of British Columbia Hospital","ror":"https://ror.org/00frst980","country_code":"CA","type":"healthcare","lineage":["https://openalex.org/I1287378978","https://openalex.org/I141074466","https://openalex.org/I141074466","https://openalex.org/I141945490","https://openalex.org/I2799475292"]},{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Yuyang Sun","raw_affiliation_strings":["UBC, Vancouver, BC, Canada"],"affiliations":[{"raw_affiliation_string":"UBC, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I1287378978","https://openalex.org/I141945490"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065397615","display_name":"Andr\u00e9 I. Reis","orcid":"https://orcid.org/0000-0002-3118-8160"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Andr\u00e9 I. Reis","raw_affiliation_strings":["UFRGS, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085074436","display_name":"Andr\u00e9 Ivanov","orcid":null},"institutions":[{"id":"https://openalex.org/I1287378978","display_name":"University of British Columbia Hospital","ror":"https://ror.org/00frst980","country_code":"CA","type":"healthcare","lineage":["https://openalex.org/I1287378978","https://openalex.org/I141074466","https://openalex.org/I141074466","https://openalex.org/I141945490","https://openalex.org/I2799475292"]},{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Andr\u00e9 Ivanov","raw_affiliation_strings":["UBC, Vancouver, BC, Canada"],"affiliations":[{"raw_affiliation_string":"UBC, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I1287378978","https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5090563366"],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":0.2519,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.52581846,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"67","last_page":"72"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6592153310775757},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.6573768854141235},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.6008108854293823},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5267664194107056},{"id":"https://openalex.org/keywords/ring","display_name":"Ring (chemistry)","score":0.46935755014419556},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.45527973771095276},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.45305222272872925},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4530460834503174},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4206305146217346},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.41264480352401733},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3190799355506897},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2604386806488037},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17114192247390747},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13333064317703247},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08406856656074524}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6592153310775757},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.6573768854141235},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.6008108854293823},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5267664194107056},{"id":"https://openalex.org/C2780378348","wikidata":"https://www.wikidata.org/wiki/Q25351438","display_name":"Ring (chemistry)","level":2,"score":0.46935755014419556},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.45527973771095276},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.45305222272872925},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4530460834503174},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4206305146217346},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.41264480352401733},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3190799355506897},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2604386806488037},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17114192247390747},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13333064317703247},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08406856656074524},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2020876.2020893","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2020876.2020893","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 24th symposium on Integrated circuits and systems design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321091","display_name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","ror":"https://ror.org/00x0ma614"},{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1553368657","https://openalex.org/W1921125642","https://openalex.org/W1940169316","https://openalex.org/W1974974397","https://openalex.org/W1986907977","https://openalex.org/W2035667465","https://openalex.org/W2044330427","https://openalex.org/W2105332566","https://openalex.org/W2113458531","https://openalex.org/W2116376248","https://openalex.org/W2120391052","https://openalex.org/W2122439617","https://openalex.org/W2127614267","https://openalex.org/W2127709476","https://openalex.org/W2129458767","https://openalex.org/W2139286506","https://openalex.org/W2150691261","https://openalex.org/W2153471429","https://openalex.org/W2154941994","https://openalex.org/W2158263501","https://openalex.org/W3172772885","https://openalex.org/W6640144101","https://openalex.org/W6640607901","https://openalex.org/W6682234447"],"related_works":["https://openalex.org/W1965850601","https://openalex.org/W2978427427","https://openalex.org/W2746929098","https://openalex.org/W1970410908","https://openalex.org/W2386022279","https://openalex.org/W2113700423","https://openalex.org/W4296473373","https://openalex.org/W2108229542","https://openalex.org/W2059422871","https://openalex.org/W1966764473"],"abstract_inverted_index":{"This":[0,72],"work":[1],"proposes":[2],"a":[3],"novel":[4],"design":[5],"strategy":[6],"to":[7],"use":[8],"ring":[9],"oscillators":[10],"for":[11,38,51,64],"functional":[12],"validation":[13],"and":[14,21,29,53,59],"delay":[15],"test":[16,45,73],"of":[17,57,68],"storage":[18],"elements":[19],"(latches":[20],"flip-flops).":[22],"Besides":[23],"the":[24,39,79,90],"logic":[25],"verification,":[26],"power":[27],"consumption":[28],"aging":[30],"effect":[31],"analysis":[32],"can":[33],"also":[34,48],"be":[35],"efficiently":[36],"performed":[37],"circuits":[40],"under":[41],"test.":[42],"The":[43],"proposed":[44],"solutions":[46],"are":[47],"quite":[49],"suitable":[50],"self-timed":[52],"self-checking":[54],"full":[55],"verification":[56],"latches":[58],"flip-flops,":[60],"as":[61,63,86,88],"well":[62,87],"comparing":[65],"different":[66],"implementations":[67],"such":[69],"sequential":[70],"cells.":[71],"approach":[74],"has":[75],"been":[76],"validated":[77],"at":[78,89],"gate":[80],"level":[81,92],"by":[82],"using":[83],"HDL":[84],"descriptions":[85],"transistor":[91],"through":[93],"electrical":[94],"simulations.":[95]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}