{"id":"https://openalex.org/W2073999582","doi":"https://doi.org/10.1145/2020373.2020379","title":"Introducing mNUMA","display_name":"Introducing mNUMA","publication_year":2010,"publication_date":"2010-10-12","ids":{"openalex":"https://openalex.org/W2073999582","doi":"https://doi.org/10.1145/2020373.2020379","mag":"2073999582"},"language":"en","primary_location":{"id":"doi:10.1145/2020373.2020379","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2020373.2020379","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Fourth Conference on Partitioned Global Address Space Programming Model","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077497953","display_name":"Megan Vance","orcid":null},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Megan Vance","raw_affiliation_strings":["University of Notre Dame"],"affiliations":[{"raw_affiliation_string":"University of Notre Dame","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029212199","display_name":"Peter M. Kogge","orcid":"https://orcid.org/0000-0002-3329-547X"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peter M. Kogge","raw_affiliation_strings":["University of Notre Dame"],"affiliations":[{"raw_affiliation_string":"University of Notre Dame","institution_ids":["https://openalex.org/I107639228"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5077497953"],"corresponding_institution_ids":["https://openalex.org/I107639228"],"apc_list":null,"apc_paid":null,"fwci":0.2497,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.57078154,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.86207115650177},{"id":"https://openalex.org/keywords/concurrency","display_name":"Concurrency","score":0.7097756266593933},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.7030702829360962},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.6772476434707642},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5998249053955078},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5578076839447021},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.49392205476760864},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4875430762767792},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4858660101890564},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4825531840324402},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32163870334625244},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.16056349873542786}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.86207115650177},{"id":"https://openalex.org/C193702766","wikidata":"https://www.wikidata.org/wiki/Q1414548","display_name":"Concurrency","level":2,"score":0.7097756266593933},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.7030702829360962},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.6772476434707642},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5998249053955078},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5578076839447021},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.49392205476760864},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4875430762767792},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4858660101890564},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4825531840324402},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32163870334625244},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.16056349873542786},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2020373.2020379","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2020373.2020379","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Fourth Conference on Partitioned Global Address Space Programming Model","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.75,"display_name":"Reduced inequalities","id":"https://metadata.un.org/sdg/10"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1543427961","https://openalex.org/W1753056909","https://openalex.org/W1954672721","https://openalex.org/W1972786931","https://openalex.org/W1997145140","https://openalex.org/W2000376885","https://openalex.org/W2017503457","https://openalex.org/W2045758653","https://openalex.org/W2046526098","https://openalex.org/W2049545496","https://openalex.org/W2081040934","https://openalex.org/W2094526959","https://openalex.org/W2103356283","https://openalex.org/W2103902870","https://openalex.org/W2108066920","https://openalex.org/W2112980698","https://openalex.org/W2117162048","https://openalex.org/W2125930899","https://openalex.org/W2135342109","https://openalex.org/W2135844943","https://openalex.org/W2137944506","https://openalex.org/W2167762439","https://openalex.org/W2622728018","https://openalex.org/W2766886462","https://openalex.org/W3202477519","https://openalex.org/W4242248730","https://openalex.org/W4254298894"],"related_works":["https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W2146343568","https://openalex.org/W98480971","https://openalex.org/W2150291671","https://openalex.org/W2013643406","https://openalex.org/W2027972911","https://openalex.org/W2157978810","https://openalex.org/W2597809628","https://openalex.org/W3012895752"],"abstract_inverted_index":{"We":[0,61],"describe":[1],"design":[2,16],"details":[3],"of":[4,39,66,107],"a":[5,11,22,83],"Light":[6],"Weight":[7],"Processing":[8],"migration-NUMA":[9],"architecture,":[10],"novel":[12],"high":[13],"performance":[14],"system":[15],"that":[17,69,95],"provides":[18],"hardware":[19],"support":[20],"for":[21,72],"partitioned":[23],"global":[24],"address":[25,53],"space,":[26],"migrating":[27],"subjects,":[28],"and":[29,58],"word":[30],"level":[31],"synchronization":[32],"primitives.":[33],"Using":[34],"the":[35],"architectural":[36],"definition,":[37],"combinations":[38],"structures":[40],"are":[41],"shown":[42],"to":[43,46,105,117],"work":[44,59],"together":[45],"carry":[47],"out":[48],"basic":[49],"actions":[50],"such":[51],"as":[52],"translation,":[54],"migration,":[55],"in-memory":[56],"synchronization,":[57],"management.":[60],"present":[62],"results":[63,112],"from":[64],"simulation":[65],"microkernels":[67,89],"showing":[68],"LWP-mNUMA":[70],"compensates":[71],"latency":[73],"with":[74],"far":[75],"greater":[76],"memory":[77],"access":[78,93],"concurrency":[79],"than":[80],"possible":[81],"on":[82],"conventional":[84,108],"systems.":[85],"In":[86],"particular,":[87],"several":[88],"model":[90],"tough,":[91],"irregular":[92],"patterns":[94],"have":[96],"limited":[97],"speedups":[98],"--":[99,104],"in":[100],"certain":[101],"problem":[102],"areas":[103],"dozens":[106],"processors.":[109],"On":[110],"these,":[111],"show":[113],"speedup":[114],"increasing":[115],"up":[116],"1024":[118],"multicore":[119],"mNUMA":[120],"processing":[121],"nodes,":[122],"running":[123],"over":[124],"1":[125],"million":[126],"threadlets.":[127]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}