{"id":"https://openalex.org/W2027904017","doi":"https://doi.org/10.1145/2016604.2016635","title":"Harmonia","display_name":"Harmonia","publication_year":2011,"publication_date":"2011-05-03","ids":{"openalex":"https://openalex.org/W2027904017","doi":"https://doi.org/10.1145/2016604.2016635","mag":"2027904017"},"language":"en","primary_location":{"id":"doi:10.1145/2016604.2016635","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2016604.2016635","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 8th ACM International Conference on Computing Frontiers","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070551934","display_name":"Guilherme Ottoni","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Guilherme Ottoni","raw_affiliation_strings":["Microarchitecture Research Lab, Intel Labs","[Microarchitecture Research Lab, Intel Labs]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microarchitecture Research Lab, Intel Labs","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Microarchitecture Research Lab, Intel Labs]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089172004","display_name":"Thomas Hartin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094487","display_name":"Intel (Germany)","ror":"https://ror.org/00m2x0g47","country_code":"DE","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210094487"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Thomas Hartin","raw_affiliation_strings":["Atom Processor Architecture, Intel Corporation"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Atom Processor Architecture, Intel Corporation","institution_ids":["https://openalex.org/I4210094487"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111955421","display_name":"Christopher Weaver","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094487","display_name":"Intel (Germany)","ror":"https://ror.org/00m2x0g47","country_code":"DE","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210094487"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Christopher Weaver","raw_affiliation_strings":["Atom Processor Architecture, Intel Corporation"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Atom Processor Architecture, Intel Corporation","institution_ids":["https://openalex.org/I4210094487"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072399797","display_name":"Jason Brandt","orcid":"https://orcid.org/0000-0001-7381-6244"},"institutions":[{"id":"https://openalex.org/I4210094487","display_name":"Intel (Germany)","ror":"https://ror.org/00m2x0g47","country_code":"DE","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210094487"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jason Brandt","raw_affiliation_strings":["Atom Processor Architecture, Intel Corporation"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Atom Processor Architecture, Intel Corporation","institution_ids":["https://openalex.org/I4210094487"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110082481","display_name":"Belliappa Kuttanna","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094487","display_name":"Intel (Germany)","ror":"https://ror.org/00m2x0g47","country_code":"DE","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210094487"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Belliappa Kuttanna","raw_affiliation_strings":["Atom Processor Architecture, Intel Corporation"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Atom Processor Architecture, Intel Corporation","institution_ids":["https://openalex.org/I4210094487"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100370958","display_name":"Hong Wang","orcid":"https://orcid.org/0000-0002-8875-0521"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hong Wang","raw_affiliation_strings":["Microarchitecture Research Lab, Intel Labs","[Microarchitecture Research Lab, Intel Labs]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microarchitecture Research Lab, Intel Labs","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Microarchitecture Research Lab, Intel Labs]","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":27,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8127574920654297},{"id":"https://openalex.org/keywords/binary-translation","display_name":"Binary translation","score":0.7550797462463379},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.6575257778167725},{"id":"https://openalex.org/keywords/powerpc","display_name":"PowerPC","score":0.5312222242355347},{"id":"https://openalex.org/keywords/mobile-device","display_name":"Mobile device","score":0.5118452906608582},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.47689297795295715},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.473632276058197},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.45583653450012207},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44258710741996765},{"id":"https://openalex.org/keywords/arm-architecture","display_name":"ARM architecture","score":0.4277431070804596},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.42517003417015076},{"id":"https://openalex.org/keywords/just-in-time-compilation","display_name":"Just-in-time compilation","score":0.41345587372779846},{"id":"https://openalex.org/keywords/the-internet","display_name":"The Internet","score":0.4121830463409424},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3333289921283722},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.30482280254364014},{"id":"https://openalex.org/keywords/java","display_name":"Java","score":0.16810595989227295}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8127574920654297},{"id":"https://openalex.org/C2778971978","wikidata":"https://www.wikidata.org/wiki/Q2287075","display_name":"Binary translation","level":3,"score":0.7550797462463379},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6575257778167725},{"id":"https://openalex.org/C56005371","wikidata":"https://www.wikidata.org/wiki/Q209860","display_name":"PowerPC","level":3,"score":0.5312222242355347},{"id":"https://openalex.org/C186967261","wikidata":"https://www.wikidata.org/wiki/Q5082128","display_name":"Mobile device","level":2,"score":0.5118452906608582},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.47689297795295715},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.473632276058197},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.45583653450012207},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44258710741996765},{"id":"https://openalex.org/C26771161","wikidata":"https://www.wikidata.org/wiki/Q16980","display_name":"ARM architecture","level":2,"score":0.4277431070804596},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.42517003417015076},{"id":"https://openalex.org/C76782552","wikidata":"https://www.wikidata.org/wiki/Q110546","display_name":"Just-in-time compilation","level":3,"score":0.41345587372779846},{"id":"https://openalex.org/C110875604","wikidata":"https://www.wikidata.org/wiki/Q75","display_name":"The Internet","level":2,"score":0.4121830463409424},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3333289921283722},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.30482280254364014},{"id":"https://openalex.org/C548217200","wikidata":"https://www.wikidata.org/wiki/Q251","display_name":"Java","level":2,"score":0.16810595989227295},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2016604.2016635","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2016604.2016635","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 8th ACM International Conference on Computing Frontiers","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5699999928474426,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1491178396","https://openalex.org/W1522250664","https://openalex.org/W1555352236","https://openalex.org/W1744150050","https://openalex.org/W1843198456","https://openalex.org/W1990717911","https://openalex.org/W1994584977","https://openalex.org/W2002325351","https://openalex.org/W2032829170","https://openalex.org/W2043398903","https://openalex.org/W2072737419","https://openalex.org/W2078562948","https://openalex.org/W2089131124","https://openalex.org/W2096733429","https://openalex.org/W2101483132","https://openalex.org/W2113181828","https://openalex.org/W2122963045","https://openalex.org/W2123022206","https://openalex.org/W2126160338","https://openalex.org/W2138019494","https://openalex.org/W2148865465","https://openalex.org/W2148947321","https://openalex.org/W2150023094","https://openalex.org/W2164795104","https://openalex.org/W2167029202","https://openalex.org/W2339669378","https://openalex.org/W2917930832","https://openalex.org/W3160608944","https://openalex.org/W4205466143","https://openalex.org/W4231002400","https://openalex.org/W6629325410","https://openalex.org/W7074239008"],"related_works":["https://openalex.org/W2186204267","https://openalex.org/W2080241541","https://openalex.org/W86243697","https://openalex.org/W2104279990","https://openalex.org/W2369102298","https://openalex.org/W2132071463","https://openalex.org/W2544369712","https://openalex.org/W2090939166","https://openalex.org/W2150023094","https://openalex.org/W2102043677"],"abstract_inverted_index":{"Dynamic":[0],"binary":[1],"translation":[2],"(DBT)":[3],"has":[4,49],"been":[5,50],"widely":[6],"used":[7],"as":[8],"a":[9,25,45,87,127,159],"means":[10],"to":[11,52,55,113,141,180,186,217],"run":[12],"applications":[13],"created":[14],"for":[15,36,63],"one":[16],"instruction-set":[17],"architecture":[18],"(ISA)":[19],"on":[20,39,203,234],"top":[21,235],"of":[22,32,47,146,161,214,219,222,231,236],"processors":[23],"with":[24,183],"different":[26],"ISA.":[27],"Given":[28],"the":[29,40,80,103,118,131,220,237],"great":[30,94],"amount":[31],"legacy":[33],"software":[34,162],"developed":[35],"PCs,":[37],"based":[38,202],"Intel\u00ae":[41],"Architecture":[42],"(IA)":[43],"ISA,":[44],"lot":[46],"attention":[48],"given":[51],"translating":[53,137],"IA":[54,125],"other":[56,139,181],"ISAs.":[57],"The":[58],"recent":[59],"trends":[60],"in":[61,96,126,135,196],"industry":[62],"both":[64],"smaller":[65],"ultra-mobile":[66],"PCs":[67],"and":[68,72,105,111,148,163,175,227],"more":[69],"powerful":[70],"embedded":[71,104],"mobile":[73],"internet":[74],"devices":[75],"(e.g.":[76,108],"smartphones)":[77],"are":[78,172],"blurring":[79],"frontiers":[81],"between":[82],"these":[83,155,170,194],"distinct":[84],"markets.":[85],"As":[86],"result,":[88],"this":[89],"market":[90],"convergence":[91],"is":[92],"creating":[93],"interest":[95],"DBT":[97,200],"from":[98,138],"ISAs":[99,140],"that":[100,121,209],"currently":[101],"dominate":[102],"mobile-internet-device":[106],"markets":[107],"ARM,":[109],"MIPS,":[110],"PowerPC)":[112],"IA.":[114],"This":[115],"paper":[116],"investigates":[117],"main":[119],"challenges":[120],"arise":[122],"when":[123],"targeting":[124],"DBT.":[128],"We":[129,191],"identify":[130],"two":[132],"key":[133],"issues":[134],"efficiently":[136],"IA:":[142],"IA's":[143],"small":[144],"number":[145],"registers,":[147],"its":[149],"condition-code":[150],"handling":[151],"mechanism.":[152],"To":[153],"address":[154],"issues,":[156],"we":[157],"propose":[158],"combination":[160],"hardware":[164],"solutions.":[165],"Although":[166],"motivated":[167],"by":[168],"IA,":[169],"techniques":[171,195],"not":[173],"IA-specific,":[174],"they":[176],"can":[177],"be":[178],"applied":[179],"architectures":[182],"similar":[184],"limitations":[185],"make":[187],"them":[188],"better":[189],"DBT-targets.":[190],"have":[192],"prototyped":[193],"Harmonia,":[197],"an":[198,212,228],"ARM-to-IA":[199],"tool":[201],"open-source":[204],"QEMU.":[205,239],"Our":[206],"experiments":[207],"show":[208],"Harmonia":[210],"achieves":[211],"average":[213,229],"55%":[215],"(up":[216],"164%)":[218],"performance":[221],"highly":[223],"optimized":[224],"native":[225],"binaries,":[226],"speedup":[230],"2.2":[232],"x":[233],"baseline":[238]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2016-06-24T00:00:00"}