{"id":"https://openalex.org/W2088020108","doi":"https://doi.org/10.1145/2016604.2016629","title":"AstroLIT","display_name":"AstroLIT","publication_year":2011,"publication_date":"2011-05-03","ids":{"openalex":"https://openalex.org/W2088020108","doi":"https://doi.org/10.1145/2016604.2016629","mag":"2088020108"},"language":"en","primary_location":{"id":"doi:10.1145/2016604.2016629","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2016604.2016629","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 8th ACM International Conference on Computing Frontiers","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070551934","display_name":"Guilherme Ottoni","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Guilherme Ottoni","raw_affiliation_strings":["Microarchitecture Research Lab, Intel Labs","[Microarchitecture Research Lab, Intel Labs]"],"affiliations":[{"raw_affiliation_string":"Microarchitecture Research Lab, Intel Labs","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Microarchitecture Research Lab, Intel Labs]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019370884","display_name":"Gautham N. Chinya","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gautham Chinya","raw_affiliation_strings":["Microarchitecture Research Lab, Intel Labs","[Microarchitecture Research Lab, Intel Labs]"],"affiliations":[{"raw_affiliation_string":"Microarchitecture Research Lab, Intel Labs","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Microarchitecture Research Lab, Intel Labs]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036037219","display_name":"Gerolf F. Hoflehner","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gerolf Hoflehner","raw_affiliation_strings":["Microarchitecture Research Lab, Intel Labs","[Microarchitecture Research Lab, Intel Labs]"],"affiliations":[{"raw_affiliation_string":"Microarchitecture Research Lab, Intel Labs","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Microarchitecture Research Lab, Intel Labs]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005994838","display_name":"Jamison D. Collins","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jamison Collins","raw_affiliation_strings":["Microarchitecture Research Lab, Intel Labs","[Microarchitecture Research Lab, Intel Labs]"],"affiliations":[{"raw_affiliation_string":"Microarchitecture Research Lab, Intel Labs","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Microarchitecture Research Lab, Intel Labs]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101398301","display_name":"Amit Kumar","orcid":"https://orcid.org/0000-0002-3729-4853"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Amit Kumar","raw_affiliation_strings":["Microarchitecture Research Lab, Intel Labs","[Microarchitecture Research Lab, Intel Labs]"],"affiliations":[{"raw_affiliation_string":"Microarchitecture Research Lab, Intel Labs","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Microarchitecture Research Lab, Intel Labs]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014543355","display_name":"Ethan Schuchman","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ethan Schuchman","raw_affiliation_strings":["Intel Architecture Group, Intel Corporation","Intel Architecture Group, Intel Corporation#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Architecture Group, Intel Corporation","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Architecture Group, Intel Corporation#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080905072","display_name":"David R. Ditzel","orcid":"https://orcid.org/0000-0003-0944-3353"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Ditzel","raw_affiliation_strings":["Intel Architecture Group, Intel Corporation","Intel Architecture Group, Intel Corporation#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Architecture Group, Intel Corporation","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Architecture Group, Intel Corporation#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018507883","display_name":"Ronak Singhal","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ronak Singhal","raw_affiliation_strings":["Intel Architecture Group, Intel Corporation","Intel Architecture Group, Intel Corporation#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Architecture Group, Intel Corporation","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Architecture Group, Intel Corporation#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100371015","display_name":"Hong Wang","orcid":"https://orcid.org/0009-0008-2874-2168"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hong Wang","raw_affiliation_strings":["Microarchitecture Research Lab, Intel Labs","[Microarchitecture Research Lab, Intel Labs]"],"affiliations":[{"raw_affiliation_string":"Microarchitecture Research Lab, Intel Labs","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Microarchitecture Research Lab, Intel Labs]","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5070551934"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":1.7711,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.85622506,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":98,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7892450094223022},{"id":"https://openalex.org/keywords/binary-translation","display_name":"Binary translation","score":0.7439268827438354},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.6017441749572754},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5365161299705505},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4775615334510803},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.45337268710136414},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.34845373034477234},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3418794274330139},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.20521700382232666},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1261414885520935},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12358897924423218}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7892450094223022},{"id":"https://openalex.org/C2778971978","wikidata":"https://www.wikidata.org/wiki/Q2287075","display_name":"Binary translation","level":3,"score":0.7439268827438354},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.6017441749572754},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5365161299705505},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4775615334510803},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.45337268710136414},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.34845373034477234},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3418794274330139},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.20521700382232666},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1261414885520935},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12358897924423218},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2016604.2016629","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2016604.2016629","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 8th ACM International Conference on Computing Frontiers","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4300000071525574,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W69130158","https://openalex.org/W2148865465","https://openalex.org/W2153456949","https://openalex.org/W2158924248","https://openalex.org/W4236135525"],"related_works":["https://openalex.org/W2393994657","https://openalex.org/W2155612203","https://openalex.org/W2166847391","https://openalex.org/W2303356221","https://openalex.org/W2912275093","https://openalex.org/W1527486550","https://openalex.org/W2371560054","https://openalex.org/W2401785717","https://openalex.org/W1841334895","https://openalex.org/W4385080093"],"abstract_inverted_index":{"While":[0],"the":[1,6,64],"out-of-order":[2],"engine":[3],"has":[4],"been":[5],"mainstream":[7],"micro-architecture-design":[8],"paradigm":[9],"to":[10,38,50,67],"achieve":[11],"high":[12],"performance,":[13],"Transmeta":[14],"took":[15],"a":[16],"different":[17,32],"approach":[18],"using":[19],"dynamic":[20],"binary":[21],"translation":[22],"(BT).":[23],"To":[24],"enable":[25],"detailed":[26],"comparison":[27],"of":[28],"these":[29,58],"two":[30],"radically":[31],"processor-design":[33],"approaches,":[34],"it":[35,61],"is":[36],"natural":[37],"leverage":[39],"well-established":[40],"simulation-based":[41],"methodologies.":[42,54],"However,":[43],"BT-based":[44],"processor":[45],"designs":[46],"pose":[47],"new":[48],"challenges":[49],"standard":[51],"sampling-based":[52],"simulation":[53],"This":[55],"paper":[56],"describes":[57],"challenges,":[59],"and":[60],"also":[62],"introduces":[63],"AstroLIT":[65],"methodology":[66],"address":[68],"them.":[69]},"counts_by_year":[{"year":2014,"cited_by_count":7}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}