{"id":"https://openalex.org/W4250889932","doi":"https://doi.org/10.1145/201310","title":"Proceedings of the 1995 ACM third international symposium on Field-programmable gate arrays","display_name":"Proceedings of the 1995 ACM third international symposium on Field-programmable gate arrays","publication_year":1995,"publication_date":"1995-02-15","ids":{"openalex":"https://openalex.org/W4250889932","doi":"https://doi.org/10.1145/201310"},"language":"en","primary_location":{"id":"doi:10.1145/201310","is_oa":false,"landing_page_url":"https://doi.org/10.1145/201310","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":null,"raw_type":"proceedings"},"type":"paratext","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":true,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.7574999928474426,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.7574999928474426,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.6589999794960022,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.6258999705314636,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6748987436294556},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6631981134414673},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.6490887403488159},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.6308883428573608},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5989178419113159},{"id":"https://openalex.org/keywords/extension","display_name":"Extension (predicate logic)","score":0.583975076675415},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.5777324438095093},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.5599932670593262},{"id":"https://openalex.org/keywords/class","display_name":"Class (philosophy)","score":0.5472771525382996},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4673764109611511},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.46708226203918457},{"id":"https://openalex.org/keywords/erasable-programmable-logic-device","display_name":"Erasable programmable logic device","score":0.46112364530563354},{"id":"https://openalex.org/keywords/field","display_name":"Field (mathematics)","score":0.4171578586101532},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.35803186893463135},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2404116690158844},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1360676884651184},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11720415949821472},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09683254361152649}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6748987436294556},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6631981134414673},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.6490887403488159},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.6308883428573608},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5989178419113159},{"id":"https://openalex.org/C2778029271","wikidata":"https://www.wikidata.org/wiki/Q5421931","display_name":"Extension (predicate logic)","level":2,"score":0.583975076675415},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.5777324438095093},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.5599932670593262},{"id":"https://openalex.org/C2777212361","wikidata":"https://www.wikidata.org/wiki/Q5127848","display_name":"Class (philosophy)","level":2,"score":0.5472771525382996},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4673764109611511},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.46708226203918457},{"id":"https://openalex.org/C110050671","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Erasable programmable logic device","level":5,"score":0.46112364530563354},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.4171578586101532},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.35803186893463135},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2404116690158844},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1360676884651184},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11720415949821472},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09683254361152649},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/201310","is_oa":false,"landing_page_url":"https://doi.org/10.1145/201310","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":null,"raw_type":"proceedings"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W3013792460","https://openalex.org/W1528933814","https://openalex.org/W3117015220","https://openalex.org/W1553835358","https://openalex.org/W1511802890","https://openalex.org/W3105918491","https://openalex.org/W1607849496","https://openalex.org/W2490069675","https://openalex.org/W2254425074","https://openalex.org/W2102777336"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,26],"give":[4,27],"a":[5,28,32,40],"method":[6],"to":[7,30,39],"design":[8,31],"FPGA":[9],"logic":[10,35],"modules,":[11],"based":[12],"on":[13,19],"an":[14],"extension":[15],"of":[16,34,43],"classical":[17],"work":[18],"designing":[20],"Universal":[21],"Logic":[22],"Modules":[23],"(ULM).":[24],"Specifically,":[25],"technique":[29],"class":[33],"modules":[36],"that":[37],"specialize":[38],"large":[41],"number":[42],"...":[44]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}