{"id":"https://openalex.org/W2056390536","doi":"https://doi.org/10.1145/2003695.2003709","title":"Clock buffer polarity assignment with skew tuning","display_name":"Clock buffer polarity assignment with skew tuning","publication_year":2011,"publication_date":"2011-10-01","ids":{"openalex":"https://openalex.org/W2056390536","doi":"https://doi.org/10.1145/2003695.2003709","mag":"2056390536"},"language":"en","primary_location":{"id":"doi:10.1145/2003695.2003709","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2003695.2003709","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029213009","display_name":"Jianchao Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jianchao Lu","raw_affiliation_strings":["Drexel University, Philadelphia, PA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Drexel University, Philadelphia, PA","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081080799","display_name":"Bar\u0131\u015f Ta\u015fk\u0131n","orcid":"https://orcid.org/0000-0002-7631-5696"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Baris Taskin","raw_affiliation_strings":["Drexel University, Philadelphia, PA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Drexel University, Philadelphia, PA","institution_ids":["https://openalex.org/I72816309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I72816309"],"apc_list":null,"apc_paid":null,"fwci":0.7988,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.75758227,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"16","issue":"4","first_page":"1","last_page":"22"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.8835666179656982},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.7594361305236816},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6601957082748413},{"id":"https://openalex.org/keywords/polarity","display_name":"Polarity (international relations)","score":0.6511245965957642},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.5503003597259521},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5251022577285767},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.427446186542511},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.41814643144607544},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3721272349357605},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.24570044875144958},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.15294203162193298},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08292031288146973},{"id":"https://openalex.org/keywords/chemistry","display_name":"Chemistry","score":0.08175283670425415}],"concepts":[{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.8835666179656982},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.7594361305236816},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6601957082748413},{"id":"https://openalex.org/C2777361361","wikidata":"https://www.wikidata.org/wiki/Q1112585","display_name":"Polarity (international relations)","level":3,"score":0.6511245965957642},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.5503003597259521},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5251022577285767},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.427446186542511},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.41814643144607544},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3721272349357605},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.24570044875144958},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.15294203162193298},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08292031288146973},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.08175283670425415},{"id":"https://openalex.org/C1491633281","wikidata":"https://www.wikidata.org/wiki/Q7868","display_name":"Cell","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2003695.2003709","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2003695.2003709","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.47999998927116394,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1515374773","https://openalex.org/W1974903461","https://openalex.org/W1981732673","https://openalex.org/W1983191527","https://openalex.org/W1989179252","https://openalex.org/W1994732304","https://openalex.org/W2014069616","https://openalex.org/W2036588316","https://openalex.org/W2079770493","https://openalex.org/W2099522624","https://openalex.org/W2124299009","https://openalex.org/W2141907973","https://openalex.org/W2157024459","https://openalex.org/W2165478440","https://openalex.org/W2620102549","https://openalex.org/W4229487452","https://openalex.org/W4231119589"],"related_works":["https://openalex.org/W2169622190","https://openalex.org/W2147436327","https://openalex.org/W2003180247","https://openalex.org/W2391115906","https://openalex.org/W2168573531","https://openalex.org/W1855246538","https://openalex.org/W2383101276","https://openalex.org/W2073531411","https://openalex.org/W2119512324","https://openalex.org/W2107880456"],"abstract_inverted_index":{"A":[0],"clock":[1,36,75,88,100,111,119,151,164,186],"polarity":[2,45,58,81,114,124,176],"assignment":[3,46,59,82,125,177],"method":[4,126],"is":[5,60,106,131,166],"proposed":[6,56,107,123,175,180],"that":[7,84,108,143],"reduces":[8,109,183],"the":[9,13,24,29,34,40,53,70,74,79,97,110,128,144,150,174,184,199],"peak":[10,30,71,146,200],"current":[11,31,72,147,201],"on":[12,28,47,73,192,206],"vdd/gnd":[14],"rails":[15],"of":[16,22,44,78,159],"an":[17,93,134,157],"integrated":[18],"circuit.":[19],"The":[20,55,122,161,179],"impacts":[21],"(i)":[23],"output":[25],"capacitive":[26],"load":[27],"drawn":[32,148],"by":[33,62,149,156,172],"sink-level":[35],"buffers,":[37],"and":[38,116],"(ii)":[39],"buffer/inverter":[41],"replacement":[42],"scheme":[43,105,130,182],"timing":[48],"accuracy":[49],"are":[50],"considered":[51],"in":[52,66,96,198],"formulation.":[54],"sink-level-only":[57],"performed":[61],"a":[63,103,195],"lexi-search":[64],"algorithm":[65],"order":[67],"to":[68,92,170,190,204],"balance":[69],"tree.":[76],"Most":[77],"previous":[80],"methods":[83],"do":[85],"not":[86,117],"include":[87],"tree":[89,120,152],"resynthesis":[90],"lead":[91],"undesirable":[94],"increase":[95],"worst":[98,162],"corner":[99,163],"skew.":[101],"Hence,":[102],"skew-tuning":[104,129,181],"skew":[112,165,187],"through":[113,118],"refinement":[115],"resynthesis.":[121],"with":[127,194],"implemented":[132],"within":[133],"industrial":[135],"design":[136],"flow":[137],"for":[138],"practicality.":[139],"Experimental":[140],"results":[141],"show":[142],"worst-case":[145,185],"can":[153],"be":[154],"reduced":[155],"average":[158],"36.5%.":[160],"increased":[167],"from":[168,188],"60.7ps":[169],"76.2ps":[171,189],"applying":[173],"method.":[178],"61.5ps,":[191],"average,":[193],"limited":[196],"degradation":[197],"improvement":[202],"(36.5%":[203],"31.2%,":[205],"average).":[207]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}