{"id":"https://openalex.org/W2048944807","doi":"https://doi.org/10.1145/2003695.2003703","title":"Dynamic data folding with parameterizable FPGA configurations","display_name":"Dynamic data folding with parameterizable FPGA configurations","publication_year":2011,"publication_date":"2011-10-01","ids":{"openalex":"https://openalex.org/W2048944807","doi":"https://doi.org/10.1145/2003695.2003703","mag":"2048944807"},"language":"en","primary_location":{"id":"doi:10.1145/2003695.2003703","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2003695.2003703","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053420008","display_name":"Karel Bruneel","orcid":null},"institutions":[{"id":"https://openalex.org/I2801227569","display_name":"Ghent University Hospital","ror":"https://ror.org/00xmkp704","country_code":"BE","type":"healthcare","lineage":["https://openalex.org/I2801227569"]},{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":true,"raw_author_name":"Karel Bruneel","raw_affiliation_strings":["Ghent University, Ghent, Belgium","[Ghent University, Ghent, BeLgium]"],"affiliations":[{"raw_affiliation_string":"Ghent University, Ghent, Belgium","institution_ids":["https://openalex.org/I2801227569"]},{"raw_affiliation_string":"[Ghent University, Ghent, BeLgium]","institution_ids":["https://openalex.org/I32597200"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006011049","display_name":"Wim Heirman","orcid":"https://orcid.org/0000-0003-2286-1525"},"institutions":[{"id":"https://openalex.org/I2801227569","display_name":"Ghent University Hospital","ror":"https://ror.org/00xmkp704","country_code":"BE","type":"healthcare","lineage":["https://openalex.org/I2801227569"]},{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Wim Heirman","raw_affiliation_strings":["Ghent University, Ghent, Belgium","[Ghent University, Ghent, BeLgium]"],"affiliations":[{"raw_affiliation_string":"Ghent University, Ghent, Belgium","institution_ids":["https://openalex.org/I2801227569"]},{"raw_affiliation_string":"[Ghent University, Ghent, BeLgium]","institution_ids":["https://openalex.org/I32597200"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004502321","display_name":"Dirk Stroobandt","orcid":"https://orcid.org/0000-0002-4477-5313"},"institutions":[{"id":"https://openalex.org/I2801227569","display_name":"Ghent University Hospital","ror":"https://ror.org/00xmkp704","country_code":"BE","type":"healthcare","lineage":["https://openalex.org/I2801227569"]},{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Dirk Stroobandt","raw_affiliation_strings":["Ghent University, Ghent, Belgium","[Ghent University, Ghent, BeLgium]"],"affiliations":[{"raw_affiliation_string":"Ghent University, Ghent, Belgium","institution_ids":["https://openalex.org/I2801227569"]},{"raw_affiliation_string":"[Ghent University, Ghent, BeLgium]","institution_ids":["https://openalex.org/I32597200"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5053420008"],"corresponding_institution_ids":["https://openalex.org/I2801227569","https://openalex.org/I32597200"],"apc_list":null,"apc_paid":null,"fwci":3.6376,"has_fulltext":false,"cited_by_count":31,"citation_normalized_percentile":{"value":0.93567468,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"16","issue":"4","first_page":"1","last_page":"29"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8750624060630798},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.743992805480957},{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.6932063102722168},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6468973159790039},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.522812008857727},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5214590430259705},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5108985304832458},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4582499861717224},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.45785602927207947},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42824113368988037},{"id":"https://openalex.org/keywords/folding","display_name":"Folding (DSP implementation)","score":0.4224497377872467},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.39781665802001953},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3806418180465698}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8750624060630798},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.743992805480957},{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.6932063102722168},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6468973159790039},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.522812008857727},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5214590430259705},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5108985304832458},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4582499861717224},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.45785602927207947},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42824113368988037},{"id":"https://openalex.org/C2776545253","wikidata":"https://www.wikidata.org/wiki/Q5464292","display_name":"Folding (DSP implementation)","level":2,"score":0.4224497377872467},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.39781665802001953},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3806418180465698},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2003695.2003703","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2003695.2003703","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},{"id":"pmh:oai:archive.ugent.be:2019456","is_oa":false,"landing_page_url":"http://hdl.handle.net/1854/LU-2019456","pdf_url":null,"source":{"id":"https://openalex.org/S4306400478","display_name":"Ghent University Academic Bibliography (Ghent University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I32597200","host_organization_name":"Ghent University","host_organization_lineage":["https://openalex.org/I32597200"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN: 1084-4309","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1757537413","https://openalex.org/W1801332854","https://openalex.org/W1984615619","https://openalex.org/W2025617772","https://openalex.org/W2048110685","https://openalex.org/W2062143991","https://openalex.org/W2067446923","https://openalex.org/W2103632662","https://openalex.org/W2105531498","https://openalex.org/W2105715355","https://openalex.org/W2110159903","https://openalex.org/W2124766622","https://openalex.org/W2128804993","https://openalex.org/W2133301618","https://openalex.org/W2138793112","https://openalex.org/W2139637699","https://openalex.org/W2140132043","https://openalex.org/W2142599417","https://openalex.org/W2150787480","https://openalex.org/W2153102141","https://openalex.org/W2158288704","https://openalex.org/W2160367103","https://openalex.org/W2167408328","https://openalex.org/W2169155582","https://openalex.org/W2293877842","https://openalex.org/W2342889976","https://openalex.org/W4231104284"],"related_works":["https://openalex.org/W1544665014","https://openalex.org/W2748364266","https://openalex.org/W4243861219","https://openalex.org/W2556374054","https://openalex.org/W2069545207","https://openalex.org/W2092579166","https://openalex.org/W2969723039","https://openalex.org/W1977947048","https://openalex.org/W2914540329","https://openalex.org/W2906337187"],"abstract_inverted_index":{"In":[0],"many":[1,82],"applications,":[2],"subsequent":[3],"data":[4,42],"manipulations":[5],"differ":[6],"only":[7,134],"in":[8,59,81,108],"a":[9,28,118,123,144,215],"small":[10],"set":[11,124],"of":[12,16,87,111,122,125,190,218],"parameter":[13,34],"values.":[14],"Because":[15],"their":[17,52],"reconfigurability,":[18],"FPGAs":[19],"(field":[20],"programmable":[21],"gate":[22],"arrays)":[23],"can":[24,194],"be":[25,195],"configured":[26],"with":[27],"specialized":[29,45,65,153],"circuit":[30],"each":[31,188],"time":[32],"the":[33,56,61,64,85,112,152,165,175],"values":[35],"change.":[36],"This":[37,91],"technique":[38],"is":[39,69,141],"called":[40],"dynamic":[41],"folding.":[43],"The":[44],"circuits":[46,66],"are":[47,75,115],"smaller":[48],"and":[49,77,168,204],"faster":[50],"than":[51,164,174],"generic":[53,166],"counterparts.":[54],"However,":[55],"overhead":[57,79],"involved":[58],"generating":[60,98],"configurations":[62,101],"for":[63,97,187,214],"at":[67],"runtime":[68,99],"very":[70,128],"large":[71,216],"when":[72],"conventional":[73],"tools":[74],"used,":[76],"this":[78],"will":[80],"cases":[83],"negate":[84],"benefit":[86],"using":[88],"optimized":[89],"configurations.":[90],"article":[92],"introduces":[93],"an":[94],"automatic":[95,203],"method":[96,158],"parameterizable":[100],"from":[102],"arbitrary":[103],"Boolean":[104,120],"circuits.":[105],"These":[106],"configurations,":[107,154],"which":[109],"some":[110],"configuration":[113],"bits":[114],"expressed":[116],"as":[117],"closed-form":[119],"expression":[121],"parameters,":[126],"enable":[127],"fast":[129],"run-time":[130,208],"specialization,":[131],"since":[132],"specialization":[133],"involves":[135],"evaluating":[136],"these":[137],"expressions.":[138],"Our":[139],"approach":[140],"validated":[142],"on":[143],"ternary":[145],"content-addressable":[146],"memory":[147],"(TCAM).":[148],"We":[149],"show":[150],"that":[151],"produced":[155],"by":[156,178],"our":[157,192,202],"use":[159],"2.82":[160],"times":[161,171],"fewer":[162,172],"LUTs":[163,173],"configuration,":[167],"even":[169],"1.41":[170],"implementation":[176],"generated":[177],"Xilinx":[179],"Coregen.":[180],"Moreover,":[181],"while":[182],"Coregen":[183],"needs":[184],"hand-crafted":[185],"generators":[186],"type":[189],"circuit,":[191],"toolflow":[193],"applied":[196],"to":[197],"any":[198],"VHDL":[199],"design.":[200],"Using":[201],"generally":[205],"applicable":[206],"method,":[207],"hardware":[209],"optimization":[210],"suddenly":[211],"becomes":[212],"feasible":[213],"class":[217],"applications.":[219]},"counts_by_year":[{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":3}],"updated_date":"2026-04-02T15:55:50.835912","created_date":"2025-10-10T00:00:00"}