{"id":"https://openalex.org/W2021255422","doi":"https://doi.org/10.1145/2000832.2000836","title":"Application-Specific FPGA using heterogeneous logic blocks","display_name":"Application-Specific FPGA using heterogeneous logic blocks","publication_year":2011,"publication_date":"2011-08-01","ids":{"openalex":"https://openalex.org/W2021255422","doi":"https://doi.org/10.1145/2000832.2000836","mag":"2021255422"},"language":"en","primary_location":{"id":"doi:10.1145/2000832.2000836","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2000832.2000836","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079308988","display_name":"Husain Parvez","orcid":"https://orcid.org/0000-0002-6544-2454"},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Husain Parvez","raw_affiliation_strings":["Universit\u00e9 Pierre et Marie Curie, Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universit\u00e9 Pierre et Marie Curie, Paris, France","institution_ids":["https://openalex.org/I39804081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111822030","display_name":"Zied Marrakchi","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zied Marrakchi","raw_affiliation_strings":["Flexras Technologies, Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Flexras Technologies, Paris, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013204046","display_name":"Alp Kili\u00e7","orcid":"https://orcid.org/0000-0002-9452-247X"},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Alp Kilic","raw_affiliation_strings":["Universit\u00e9 Pierre et Marie Curie, Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universit\u00e9 Pierre et Marie Curie, Paris, France","institution_ids":["https://openalex.org/I39804081"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108405631","display_name":"Habib Mehrez","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Habib Mehrez","raw_affiliation_strings":["Universit\u00e9 Pierre et Marie Curie, Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universit\u00e9 Pierre et Marie Curie, Paris, France","institution_ids":["https://openalex.org/I39804081"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8109,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.75545247,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":"4","issue":"3","first_page":"1","last_page":"14"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8756838440895081},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.8315276503562927},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7632240056991577},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.6363539695739746},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5832650065422058},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5034610629081726},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4742759168148041},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4217844009399414},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12183165550231934},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.06665664911270142}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8756838440895081},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.8315276503562927},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7632240056991577},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.6363539695739746},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5832650065422058},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5034610629081726},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4742759168148041},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4217844009399414},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12183165550231934},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.06665664911270142},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2000832.2000836","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2000832.2000836","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"},{"id":"pmh:oai:HAL:hal-01197270v1","is_oa":false,"landing_page_url":"https://hal.science/hal-01197270","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems (TRETS), 2011, 4 (3), pp.1-24. ⟨10.1145/2000832.2000836⟩","raw_type":"Journal articles"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1578592046","https://openalex.org/W1966730830","https://openalex.org/W1972641423","https://openalex.org/W1977850862","https://openalex.org/W2024060531","https://openalex.org/W2024238509","https://openalex.org/W2111756578","https://openalex.org/W2116639200","https://openalex.org/W2138840350","https://openalex.org/W2141823036","https://openalex.org/W2144931885","https://openalex.org/W2150116517","https://openalex.org/W2275304190"],"related_works":["https://openalex.org/W2165367082","https://openalex.org/W1972641423","https://openalex.org/W2111241003","https://openalex.org/W611446063","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W2074043759","https://openalex.org/W1485756991","https://openalex.org/W2376218453","https://openalex.org/W2984236338"],"abstract_inverted_index":{"This":[0,23],"work":[1],"presents":[2],"a":[3,51,57,91,97,104,109,121,157,171],"new":[4,24,166],"automatic":[5],"mechanism":[6],"to":[7,164],"explore":[8],"the":[9],"solution":[10,25],"space":[11],"between":[12,129],"Field":[13],"Programmable":[14],"Gate":[15],"Arrays":[16],"(FPGAs)":[17],"and":[18,131],"Application-Specific":[19,30],"Integrated":[20],"Circuits":[21],"(ASICs).":[22],"is":[26,88,94,101,116,133,156],"termed":[27,95],"as":[28,43,50,96],"an":[29,44,83,152,154],"Inflexible":[31],"FPGA":[32,45,93],"(ASIF)":[33],"[Parvez":[34],"et":[35],"al.":[36],"2009].":[37],"An":[38,85],"ASIF":[39,86,107,132,148,155],"can":[40,55,74,139,161],"be":[41,75,140,162],"considered":[42],"with":[46],"reduced":[47,89,141],"flexibility,":[48],"or":[49,167],"reconfigurable":[52],"ASIC":[53,130],"that":[54,87,103,160],"implement":[56],"set":[58,110],"of":[59,70,111,147],"application":[60,72,114],"circuits":[61,73,115,169],"which":[62],"will":[63],"operate":[64],"at":[65,170],"mutually":[66],"exclusive":[67],"times.":[68],"Execution":[69],"different":[71],"switched":[76],"by":[77,142],"loading":[78],"their":[79],"respective":[80],"bitstream":[81],"on":[82],"ASIF.":[84,99],"from":[90],"heterogeneous":[92,98,106,124],"It":[100],"shown":[102],"standard-cell-based":[105],"for":[108],"10":[112],"opencore":[113],"9.6":[117],"times":[118],"smaller":[119],"than":[120],"single-driver":[122],"mesh-based":[123],"FPGA.":[125],"The":[126],"area":[127],"gap":[128],"not":[134],"too":[135],"significant;":[136],"however,":[137],"it":[138],"designing":[143],"repeatedly":[144],"used":[145,163],"components":[146],"in":[149],"full-custom.":[150],"Unlike":[151],"ASIC,":[153],"reprogrammable":[158],"device":[159],"reprogram":[165],"modified":[168],"limited":[172],"scale.":[173]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}