{"id":"https://openalex.org/W2029076579","doi":"https://doi.org/10.1145/2000064.2000079","title":"OUTRIDER","display_name":"OUTRIDER","publication_year":2011,"publication_date":"2011-06-04","ids":{"openalex":"https://openalex.org/W2029076579","doi":"https://doi.org/10.1145/2000064.2000079","mag":"2029076579"},"language":"en","primary_location":{"id":"doi:10.1145/2000064.2000079","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2000064.2000079","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 38th annual international symposium on Computer architecture","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060189926","display_name":"Neal Crago","orcid":"https://orcid.org/0000-0001-7774-0531"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Neal Clayton Crago","raw_affiliation_strings":["University of Illinois at Urbana-Champaign, Urbana, IL, USA","University of Illinois at Urbana/Champaign, Urbana, IL, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Illinois at Urbana-Champaign, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"University of Illinois at Urbana/Champaign, Urbana, IL, USA#TAB#","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5104048759","display_name":"Sanjay J. Patel","orcid":null},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sanjay Jeram Patel","raw_affiliation_strings":["University of Illinois at Urbana-Champaign, Urbana, IL, USA","University of Illinois at Urbana/Champaign, Urbana, IL, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Illinois at Urbana-Champaign, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"University of Illinois at Urbana/Champaign, Urbana, IL, USA#TAB#","institution_ids":["https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I157725225"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":29,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"117","last_page":"128"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8809958100318909},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.7200859785079956},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6470745801925659},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5285944938659668},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.517493724822998},{"id":"https://openalex.org/keywords/out-of-order-execution","display_name":"Out-of-order execution","score":0.5057473182678223},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4874024987220764},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.46293988823890686},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45381683111190796},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4526209831237793},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4275360703468323},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4104262590408325},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38319873809814453},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.24916934967041016}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8809958100318909},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.7200859785079956},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6470745801925659},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5285944938659668},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.517493724822998},{"id":"https://openalex.org/C1793878","wikidata":"https://www.wikidata.org/wiki/Q1153762","display_name":"Out-of-order execution","level":2,"score":0.5057473182678223},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4874024987220764},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.46293988823890686},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45381683111190796},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4526209831237793},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4275360703468323},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4104262590408325},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38319873809814453},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.24916934967041016},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2000064.2000079","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2000064.2000079","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 38th annual international symposium on Computer architecture","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W191948085","https://openalex.org/W1544500263","https://openalex.org/W1969648707","https://openalex.org/W1988773816","https://openalex.org/W1991830855","https://openalex.org/W1998129367","https://openalex.org/W1999339108","https://openalex.org/W2010802738","https://openalex.org/W2019674193","https://openalex.org/W2029835765","https://openalex.org/W2040392157","https://openalex.org/W2044773873","https://openalex.org/W2066503894","https://openalex.org/W2081165399","https://openalex.org/W2094020960","https://openalex.org/W2094754158","https://openalex.org/W2099786221","https://openalex.org/W2104196799","https://openalex.org/W2104603068","https://openalex.org/W2107194324","https://openalex.org/W2107782879","https://openalex.org/W2109229561","https://openalex.org/W2111905231","https://openalex.org/W2115058083","https://openalex.org/W2120230074","https://openalex.org/W2137953999","https://openalex.org/W2152187595","https://openalex.org/W2153022014","https://openalex.org/W2154790323","https://openalex.org/W2155503253","https://openalex.org/W2160428323","https://openalex.org/W2171546589","https://openalex.org/W2187879887","https://openalex.org/W4232096869","https://openalex.org/W4234265066","https://openalex.org/W4302041444","https://openalex.org/W6657975638","https://openalex.org/W6675779614"],"related_works":["https://openalex.org/W2497398711","https://openalex.org/W2057234250","https://openalex.org/W4254904443","https://openalex.org/W2465756754","https://openalex.org/W2133675875","https://openalex.org/W3149034384","https://openalex.org/W2097410296","https://openalex.org/W4250432526","https://openalex.org/W2101536355","https://openalex.org/W2562747857"],"abstract_inverted_index":{"We":[0,103],"present":[1],"OUTRIDER,":[2],"an":[3],"architecture":[4,32],"for":[5,98],"throughput-oriented":[6],"processors":[7],"that":[8,38,48,105],"provides":[9],"memory":[10,59,90],"latency":[11,60,91],"tolerance":[12],"to":[13,27,30,65,122,154],"improve":[14],"performance":[15,136],"on":[16,70,124],"highly":[17],"threaded":[18,110],"workloads.":[19],"OUTRIDER":[20,87,106,133],"enables":[21],"a":[22,62,71,115,129,155],"single":[23,109],"thread":[24,145],"of":[25,77,142],"execution":[26],"be":[28],"presented":[29],"the":[31,51,54,140],"as":[33,81],"multiple":[34],"decoupled":[35],"instruction":[36,52],"streams":[37],"separate":[39],"memory-accessing":[40],"and":[41,95,114],"memory-consuming":[42],"instructions.":[43],"The":[44],"key":[45],"insight":[46],"is":[47,82],"by":[49,112,120],"decoupling":[50],"streams,":[53],"processor":[55],"pipeline":[56],"can":[57,88,107],"tolerate":[58,89],"in":[61,84,128,149],"way":[63],"similar":[64],"out-of-order":[66],"designs":[67],"while":[68],"relying":[69],"low-complexity":[72],"in-order":[73],"micro-architecture.":[74],"Moreover,":[75,132],"instead":[76],"adding":[78],"more":[79],"threads":[80,94],"done":[83],"modern":[85],"GPUs,":[86],"with":[92],"fewer":[93],"reduced":[96],"contention":[97],"resources":[99],"shared":[100],"amongst":[101],"threads.":[102],"demonstrate":[104],"outperform":[108],"cores":[111],"23-131%":[113],"4-way":[116],"simultaneous":[117],"multithreaded":[118,156],"core":[119],"up":[121],"87%":[123],"data":[125],"parallel":[126],"applications":[127],"1024-core":[130],"system.":[131],"achieves":[134],"these":[135],"gains":[137],"without":[138],"incurring":[139],"overhead":[141],"additional":[143],"hardware":[144],"contexts,":[146],"which":[147],"results":[148],"improved":[150],"area":[151],"efficiency":[152],"compared":[153],"core.":[157]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2016-06-24T00:00:00"}